

mood-book



UNIT-II

①

BJT'S


- * Bipolar Junction transistor:- Transistor is a silicon or germanium crystal with three distinct regions. Basically it consists of two P-N junctions connected back to back in a single piece of a semiconductor crystal. A Junction transistor is simply a sandwich of one type of semiconductor material between two layers of the other type.
- A transistor can be of two types (i) PNP
(ii) NPN.
- If a layer of n-type is sandwiched between two layers of P-type materials it is called PNP transistor, and a layer of P-type is sandwiched b/w two layers of n-type material, it is npn transistor.
- The middle region of each transistor type is called the BASE (B) & it is very thin (10^{-6}m) and very lightly doped. The remaining two regions are called EMITTER (E) and COLLECTOR (C). The Emitter is heavily doped than other regions. It is physically larger than the base region and slightly smaller than collector region. Its main function is to supply majority charge carriers to the base. The collector is also heavily doped region than the base &

Slightly lower than that of emitter. It is physically larger than other regions. Its main function is to collect majority charge carriers through the base.



A transistor has two P-n junctions. one is b/w the emitter and base called emitter-base junction or simply emitter junction (J_E). The other one is b/w base and collector called collector junction (J_C).

Thus a transistor is called, Junction transistor.


PNP-transistor



n-pn transistor



PNP-transistor



n-pn transistor

→ The main principle of a transistor is transfer of resistance, thus has given the name

Transfer resistor = Transistor

→ The ~~em~~ current conduction in a transistor, generally, is because of both the types of charge carriers electrons and holes. Hence the name Bipolar Junction transistor (BJT).

→ If the current conduction is due to one type of carriers then it is called unipolar Junction transistor

* In the transistor symbol, the arrow head is always at the emitter. It indicates the conventional current flow direction. i.e. In case of PNP transistor it is from emitter to base, while in case of npn transistor it is from base to emitter.

Because of difference in the size of the three regions and different doping levels. There is no possibility of exchange of collector and emitter terminals of a transistor in an electronic circuit.

→ When transistor is formed diffusion of charge carriers take place due to the charge gradient. During the diffusion the depletion region penetrates more deeply into the lightly doped region.

As shown in the figure depletion layer at the emitter junction penetrates more into base region than the heavily doped emitter.

Why, at the collector junction depletion layer penetrates more into the base region than the heavily doped collector. It should be remembered that, as collector is slightly less doped than the emitter, the depletion layer width at the emitter junction, inside the emitter is less than the depletion layer width, at the collector junction inside the collector.





fig:- PNP transistor

fig:- npn transistor




* OPERATION of BJT:-


A:- Biasing:- for proper operation of a transistor, it is necessary to apply external voltages of correct polarity across its two junctions. Depending up on external voltage polarities used, the transistor works in any one of the three regions. they are Active, saturation and cut-off regions.

For Active region	for saturation region	for cut-off region
<p>→ Emitter junction is forward bias</p> <p>→ collector junction is reverse biased</p>	<p>→ Emitter and collector junctions are forward biased</p>	<p>→ Emitter and collector junction are reverse biased.</p>

B. Working of npn transistor:- the fig: shows the npn transistor with emitter junction forward biased by a dc source V_{EE} and the collector junction reverse biased by another dc source V_{CC} .



Due to the forward bias between emitter and base the width of the depletion layer at the emitter junction is reduced. i.e. the electrons of n-region (emitter) are repelled by the negative potential of the external source and the potential barrier at this junction is reduced and hence electrons cross the junction and diffuse into p-region i.e. - base.




This constitutes the emitter I_E . The width of the base is very thin and is lightly doped. As these electrons flow through the p-type base, they tend to combine with holes in base region. Only 2% to 5% of emitted electrons will recombine with the holes in base region. This constitutes the base current I_B .

The remaining large no. of electrons (95% to 98%) are able to drift across the base and enter the collector region. And then electrons are

Sweep by the positive potential of external source V_{CC} . This constitutes collector current I_C .

C. Working of PNP transistor :- consider a PNP transistor with emitter junction forward bias and collector junction reverse biased.

The holes of emitter (P-type) region are repelled by the positive potential of source V_{EE} towards the base. The potential barrier at emitter junction is reduced as it is forward biased and hence the holes cross this junction and penetrate into n-type base region. This constitutes the emitter current I_E . The width of the base is very thin & is lightly doped, hence only 2% to 5% of the holes recombine with the free electrons in n-region. This constitute I_B (base current). The remaining large number of holes i.e 95% to 98%, are able to drift across base and enter collector. They are sweep by the negative collector voltage V_{CC} . This constitutes the collector current I_C .




As each hole reaches the collector terminal, an electron is emitted from the negative terminal of the source V_{CC} and neutralizes the hole. At the same time a covalent bond near the emitter terminal breaks down and generates electron-hole pair, the new liberated electron leaves the emitter terminal and enter the positive terminal of the source V_{EE} . The new hole immediately moves towards the emitter junction and the process continues.

∴ Holes are the current carriers in PNP transistor.
 & current conduction is carried out by electrons.

* TRANSISTOR AS AN AMPLIFIER:-

Consider a PNP transistor as shown.



Here the emitter junction is forward biased and the collector junction is reverse biased. The input signal is applied between the emitter and base and the output is obtained across the load R_L connected between collector and base.

→ when an ac is fed to the input, during the positive half-cycle, increases the forward bias of the emitter junction which causes the more holes to flow. Consequently, emitter current and collector current increases. These current variations produces corresponding voltage variations across the load R_L . Thus, the voltage drop across the load R_L also increases.

Similarly during the negative half cycle of ac causes the transistor current to decrease. since the emitter junction

Junction is forward biased, the depletion region around this junction is much smaller than that around collector junction which is reverse biased. Consequently, the internal resistance R_{EB} of emitter junction is much smaller than the internal resistance R_{BC} of collector junction. Hence the power dissipation in the collector junction is

$$P_{BC} = I_C^2 R_{BC}$$

The power dissipated in the emitter junction is

$$P_{EB} = I_E^2 R_{EB}$$

But, $I_C \approx I_E$ & $R_{BC} \gg R_{EB}$.

Hence

$$P_{BC} \gg P_{EB}$$

\therefore The power dissipated at the emitter junction is much lower than the power dissipated at collector junction.

$$\boxed{\text{O/P power is } \gg \text{ input}}$$


* Transistor Configurations :-

The performance of a transistor mainly depends upon the configuration in which it is connected in an electronic circuit. A transistor may be connected in the circuit with any one of its terminal common to both i/p & o/p. The common terminal is usually grounded. Accordingly a transistor may be operated in any one of the following configuration.


1. Common-Base configuration (CB)
2. Common-Emitter configuration (CE)
3. Common-collector configuration (CC)

PNP transistor


nPN transistor



1. Common Base configuration.




Pnp




nPN

2. Common Emitter configuration.



Pnp



nPN


3. Common-collector configuration.

* Common Base Configuration :- In this configuration
 Emitter is input terminal, collector is output terminal
 Base is common terminal.

Input	output	Common
Emitter	collector	Base


→ Input characteristics :-

Input characteristics are drawn between V_{EB} voltage and I_E current by keeping output voltage constant. i.e. Graph is drawn between V_{EB}



V_{EB} & I_E by keeping V_{CB} constant.

When $V_{CB} = 0V$, the EB Junction is forward biased as shown in the characteristics, the Junction behaves as a forward biased diode so that I_E increases rapidly with small increase in V_{EB} .




CB - I/P characteristics

when V_{CB} is increased, the width of base region is decreased. This effect result in increase of Σ_E . There fore the curve shift towards left as V_{CB} is increased.

* Output characteristics :- To determine output characteristics, a graph is drawn between output voltage and output current by keeping input current (Σ_E) constant. i.e, graph between V_{CB} and Σ_C by keeping Σ_E constant.

This is repeated for different fixed value of Σ_E .



CB Output characteristics

From the characteristics it is seen that for a constant value of I_E , I_C is independent of V_{CB} and curves are parallel to the axis of V_{CB} . Further I_C flows even when V_{CB} equal to zero.

→ As the emitter-base junction is forward biased, the majority carriers, i.e., electrons, from the emitter are injected into the base region. Due to action of the internal potential barrier at the reverse biased collector-base junction, they flow to the collector region and gives rise to I_C even V_{CB} equal to zero.

Early effect:- As the reverse bias across the collector to base junction increases, the depletion region width across the CB junction increases with the result that the effective width of the base decreases. This dependency of base width on collector to emitter voltage is known as the early effect.

Due to early effect

→ There is less chance for recombination with in the base region, I_C increases with increasing V_{CB} .

- for extremely large voltage, the effective base width may be reduced to zero, causing voltage breakdown in the transistor. This phenomenon is called "punch-through".
- output characteristics divided into 3 regions.
1. Cutoff region: - The region below $I_E = 0 \text{ mA}$ is called cut-off-region. In this both junctions are reverse biased.
 2. Active region: - The region between saturation & cut-off-region is called active region.
 3. Saturation region: - The region to the left side of $V_{CB} = 0$ is called saturation region. Both junctions are in forward bias.

Common emitter configuration :- In this configuration, Base is input terminal, collector is output terminal, Emitter is common terminal.

Input characteristics :-

To determine I/P characteristics,

the collector to emitter voltage is kept constant at zero V_{CE}

and base current I_B



is increased from

zero in equal steps by increasing V_{BE} .

The value of V_{BE} is noted for each setting of I_B .

This procedure is repeated for higher fixed values of V_{CE} , and the curves of I_B vs V_{BE} are drawn.


→ when $V_{CE} = 0V$, the emitter base junction is forward biased and the junction behaves as a forward biased diode.



→ when V_{CE} increases, effective base width decreases that will decrease base current I_B . That's why the current shifts to the right as V_{CE} increases.

Output characteristics:-

Here the base current I_B is kept constant at a suitable value by adjusting base emitter voltage V_{BE} .



The magnitude of V_{CE} is increased and I_C value is noted. Now the current of I_C vs V_{CE} are plotted for different constant values of I_B .

The output characteristics have three regions, namely saturation region, cut-off region and active region.

→ In "saturation region" both junctions are forward biased and on increasing base current does not cause a corresponding large change in I_C . The ratio of V_{CE} to I_C in this region is called saturation resistance.

→ The region below the curve for $I_B = 0$ is called "cut-off region". In this region both junctions are reverse biased. In cutoff region transistor is said to be in off-region. Hence I_C becomes almost zero and the collector voltage almost equals V_{CC} ;


→ In "active region" EB junction is forward biased and the collector base junction is reverse biased, if the transistor is to be used as a linear amplifier, it should be operated in active region.

* CC configuration :-

The V_{CC} is kept at a suitable fixed value.


The V_{BC} is increased in equal steps and corresponding increase in I_B

is noted. This is repeated for different fixed values of V_{CC} . Plots of V_{BC} vs I_B for different values of V_{CC} are drawn.




Output characteristics :-
 ~~~~~

The output characteristics are same as those of CE configuration.



→ It is the graph between output current  $I_E$  & output voltage  $V_{EC}$  at constant input current  $I_B$ .



\* Transistor constants :-  
 ~~~~~

The ratio of the variations in o/p to the variation in i/p current at constant output voltage is known as transistor constant or current amplification factor or forward current transfer ratio.

→ In a common-base configuration, the ratio of change in output current ΔI_C to change in input current ΔI_E when the collector to base bias voltage V_{CB} is maintained at

constant is called current amplification factor α

$$\text{i.e. } \alpha = \left. \frac{\Delta I_C}{\Delta I_E} \right|_{V_{CB} = \text{constant}} = h_{fb} \quad (\text{in terms of } h\text{-parameter})$$

In CB configuration, the collector current is slightly less than the emitter current, hence the α is slightly less than unity for commercial transistors, lies b/w 0.95 & 0.995

→ In common emitter configuration, the ratio of change in collector current ΔI_C to the change in base current when the collector to emitter voltage V_{CE} is constant, is known as the current amplification factor β .

$$\beta = \left. \frac{\Delta I_C}{\Delta I_B} \right|_{V_{CE} = \text{constant}} = h_{fe}$$

Since small changes in the base current produces a large changes in collector current, hence β value is always greater than unity. For commercial transistors β value lies between 20 and 500.

→ In common collector configuration, the ratio of change in emitter current ΔI_E , to the change in base current ΔI_B when collector to emitter voltage V_{CE} is constant. Is known as current amplification factor β

$$\beta = \frac{\Delta I_E}{\Delta I_B} \quad \left| \quad V_{CE} = \text{constant.} \right.$$

* Relationship between α , β , & β :-

we know that $\Delta I_E = \Delta I_C + \Delta I_B$

By definition $\Delta I_C = \alpha \Delta I_E$

$$\therefore \Delta I_E = \alpha \Delta I_E + \Delta I_B$$

$$\Delta I_B = \Delta I_E (1 - \alpha)$$

$$\Rightarrow \frac{\Delta I_B}{\Delta I_E} = \frac{\Delta I_C}{\Delta I_E} (1 - \alpha)$$

$$\Rightarrow \frac{1}{\beta} = \frac{1}{\alpha} (1 - \alpha)$$

$$\boxed{\beta = \frac{\alpha}{1 - \alpha}} \quad \text{or} \quad \boxed{\alpha = \frac{\beta}{1 + \beta}} \quad \text{or}$$

$$\boxed{\frac{1}{\alpha} - \frac{1}{\beta} = 1}$$

It is clear that as α approach unity, β approaches ∞ that's why CE configuration is used for almost all transistor applications, because of its high current gain β .

$$\text{We know that } \beta = \frac{\Delta I_E}{\Delta I_B}$$

$$\Rightarrow \beta = \frac{\Delta I_E}{\Delta I_E - \Delta I_C} \quad (\because \Delta I_E = \Delta I_B + \Delta I_C)$$




$$\Rightarrow \beta = \frac{1}{1 - \frac{\Delta I_C}{\Delta I_E}}$$

$$\Rightarrow \beta = \frac{1}{1 - \alpha}$$

$$\Rightarrow \boxed{\beta = \frac{1}{1 - \alpha} = (\beta + 1)}$$

24

Comparison of transistor configurations

characteristics	CB	CE	CC
i/p voltage is applied b/w	EB <i>i.e. VEB</i>	BE <i>i.e. VBE</i>	BC <i>i.e. VBC</i>
o/p voltage is taken b/w	CB <i>i.e. VCB</i>	CE <i>i.e. VCE</i>	EC <i>i.e. VEC</i>
i/p current	I_E	I_B	I_B
o/p current	I_C	I_C	I_E
i/p Resistance	Low (about 100 Ω)	moderate (about 750 Ω)	High (about 750 K Ω)
o/p Resistance	Very high	high	Low
current gain	$\alpha = I_C / I_E$	$\beta = I_C / I_B$	$\beta = I_E / I_B$
voltage gain	About 150	About 500	less than 1
power gain	Medium	high	medium
phase shift b/w i/p & o/p voltage	In phase 0° or 360°	out of phase 180°	In phase 0° or 180°
Symbol			
Applications	For high frequency circuits	for audio frequency	for impedance matching.

→ Operating point

* BJT Biasing :- In order to operate transistor in the desired region an external ^{dc} voltage has to be applied with correct polarity and magnitude to the two junctions of the transistor. This is known as biasing of the transistor.

→ Because dc voltages are used to bias the transistor, biasing is known as dc biasing of the transistor.


* Operating point :- When biasing is provided to a transistor, certain current and voltage conditions are established for the transistor.

→ These conditions are known as operating point or operating conditions or quiescent point (it means quite, still, inactive).

→ The operating point must be stable for proper operation of the transistor.

* DC equivalent model of CE amplifier :-

→ Transistor is biased with a common supply such that emitter-base junction is forward biased & collector-base junction is reverse biased, i.e., transistor is in active region.



CE amplifier ckt.

→ In the absence of AC signal, the capacitors provide very high impedance i.e., open circuit.

→ Applying KVL to the collector circuit we get,

$$V_{CC} = I_C R_C + V_{CE} + I_C R_E$$

$$V_{CC} = I_C (R_C + R_E) + V_{CE}$$


$$I_C (R_C + R_E) = V_{CC} - V_{CE}$$

$$\Rightarrow I_C = \left(\frac{-1}{R_C + R_E} \right) V_{CE} + \left(\frac{1}{R_C + R_E} \right) V_{CC}$$

$$I_C = \left(\frac{-1}{R_{dc}} \right) V_{CE} + \frac{V_{CC}}{R_{dc}}$$

$$\therefore R_{dc} = R_C + R_E$$

DC equivalent ckt.



→ compare this equation with $y = mx + c$.

→ It is a straight line on the graph of I_C vs V_{CE} which is having slope $\left(\frac{-1}{R_{dc}} \right)$.

→ To determine the 2 extreme points on the line, assume


i) $V_{CE} = V_{CC}$ & ii) $V_{CE} = 0$

i) When $V_{CE} = V_{CC}$

$$\Rightarrow I_C = 0, \text{ point A}$$

ii) When $V_{CE} = 0$

$$\Rightarrow I_C = \frac{V_{CC}}{R_{dc}}, \text{ point B}$$



- The line drawn between the points A & B on the output characteristics is called dc load line.
- The 'dc' word indicates that only dc conditions are considered i.e., input ac signal is assumed to be zero.
- The intersection of the characteristic curve and dc load line is the operating point.
- The point is fixed on the curve, so it is called as quiescent point or Q-point.
- For different values of I_B , there will be different intersection points (P, Q, R in the fig.)
- After choosing the Q point at the center of the dc load line, ac load line is also drawn through the Q point.

→ The effective ac load resistance R_{ac} is given as


$$R_{ac} = R_C \parallel R_L$$

$$\text{slope of } CAD = \left(\frac{-1}{R_{ac}} \right)$$

- To draw ac load line, max. V_{CE} & max I_C when the signal is applied are required.

$$\text{max } V_{CE} = V_{CEQ} + I_{CQ} R_{ac}, \text{ point D}$$

$$\text{max } I_C = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}, \text{ point C}$$



* Bias stabilization :-

- The biasing circuit should be designed to fix the Q-point, but only fixing of the Q-point is not sufficient.
- When designing the biasing circuit, care should be taken so that the Q-point will not shift into an undesirable region.
- Two important factors are to be considered while designing the biasing circuit which are responsible for shifting the Q-point.
 - (i) I_{CO} ,
 - (ii) Transistor current gain β ,
 - (iii) V_{BE}

* Thermal Runaway :- (I_{CO})

- Minority carriers are temperature dependent. i.e., they increase with the temperature.
- The increase in the minority carriers increases the leakage current I_{CO} .
- Specifically, I_{CO} doubles for every 10°C rise in temperature.
- Increase in I_{CO} in turn increases the I_C which leads to the shift of Q-point.
- This process will become cumulative leading to thermal runaway.
- Due to this, the ratings of the transistor are exceeded which may destroy the transistor itself.

* Variation in V_{BE} :- V_{BE} is also temperature dependent. If Temp increases by 1°C then V_{BE} decreases by 2.5mV . This dependency of V_{BE} on Temp. causes a change in I_B & hence I_C also changes.

* Current gain β :-

→ There are changes in the transistor parameters among different units of same type i.e., if 2 transistors units of same type (same number, construction, parameters specified etc) are used in the circuit, there will be a change in β value in actual practice.

→ The β value may change from unit to unit, thus shifting the Q-point.

From all this explanation, the requirements of the biasing circuit can be summarised as follows:

* Requirements of a biasing circuit:

- 1) The emitter junction must be forward biased and the collector junction must be reverse biased, i.e. the transistor should be operated in the middle of the active region or Q-point should be fixed at the center of the active region.
- 2) The circuit design should provide a degree of temperature stability.
- 3) The Q-point should be made independent of the transistor parameters (β).

* Stability factor :-

- In order to compare the stability provided by different biasing circuits, one term is raised called stability factor.
- It indicates the degree of change in Q-point due to variation in temperature.
- Since there are 3 variables (I_{CQ} , V_{BE} & β) which are temperature dependent, 3 stability factors can be defined.

$$1) \quad S = \left. \frac{\partial I_C}{\partial I_{CQ}} \right|_{V_{BE}, \beta \text{ constant}} \quad \text{or} \quad S = \left. \frac{\Delta I_C}{\Delta I_{CQ}} \right|_{V_{BE}, \beta \text{ constant}}$$

$$2) \quad S' = \left. \frac{\partial I_C}{\partial V_{BE}} \right|_{I_{CQ}, \beta \text{ constant}} \quad \text{or} \quad S' = \left. \frac{\Delta I_C}{\Delta V_{BE}} \right|_{I_{CQ}, \beta \text{ constant}}$$

$$3) \quad S'' = \left. \frac{\partial I_C}{\partial \beta} \right|_{I_{CQ}, V_{BE} \text{ constant}} \quad \text{or} \quad S'' = \left. \frac{\Delta I_C}{\Delta \beta} \right|_{I_{CQ}, V_{BE} \text{ constant}}$$

Note: (i) Ideally, stability factor should be zero to keep Q-point stable.

(ii) Practically stability factor should have the value as minimum as possible.

$$\Delta I_C \approx S \cdot \Delta I_{CQ} + S' \Delta V_{BE} + S'' \Delta \beta$$

* Stability factor 'S' equation:-

→ For a CE configuration, I_C is given as:

$$I_C \approx \beta I_B + I_{CQ}$$

$$I_C = \beta I_B + (1 + \beta) I_{CQ}$$

differentiating this eqn w.r.t. to I_C ,

$$1 = \beta \frac{\partial I_B}{\partial I_C} + (1 + \beta) \frac{\partial I_{CQ}}{\partial I_C}$$

$$\Rightarrow (1 - \beta) \frac{\partial I_B}{\partial I_C} = (1 + \beta) \frac{\partial I_{CQ}}{\partial I_C}$$

$$\therefore \frac{\partial I_{CQ}}{\partial I_C} = \frac{1 - \beta \left(\frac{\partial I_B}{\partial I_C} \right)}{1 + \beta}$$

$$S = \frac{\partial I_C}{\partial I_{CQ}} = \frac{1 + \beta}{1 - \beta \left(\frac{\partial I_B}{\partial I_C} \right)}$$

From the above eqn, it is clear that S should be as small as possible to have better thermal stability.

→ The process of making operating point independent of temperature changes (or) variations in the transistor parameters is known as stabilization.

→ For maintaining the Q-point independent of these variations, the following techniques are used.

- (i) ~~Stabilization~~ ^{Biasing} techniques, (ii) Compensation techniques.

* Methods of Transistor Biasing :-

32

The most commonly used methods of transistor biasing are:

- 1) Fixed bias / Base resistor method
- 2) Emitter feedback bias
- 3) Collector to emitter feedback bias
- 4) Voltage divider bias or self bias or emitter bias.

1) Fixed Bias or Base bias method:

→ In this method a high resistance R_B is connected between the base and the V_{CC} supply.


→ Biasing is provided by V_{CC}

→ The required value of base current I_B can be made to flow by selecting the proper value of R_B .

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$V_{CC} = I_B R_B + V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \quad \text{--- (1)}$$



→ V_{BE} is 0.3V for Germanium & 0.7V for Silicon (which is very small)

$$\Rightarrow I_B \cong \frac{V_{CC}}{R_B}$$

∴ V_{CC} & R_B are fixed, I_B will be fixed

→ So, the circuit is called Fixed Bias circuit.

→ In eq. (1) β is not appearing & V_{CC} , R_B are fixed then the biasing point is also fixed.

$$\text{Stability factor } S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_C}}$$

→ But in fixed bias method, I_B is independent of I_C .³⁴

$$\text{So, } \frac{dI_B}{dI_C} = 0$$

$$\Rightarrow S = \frac{1+\beta}{1-\beta \times 0}$$

$$\Rightarrow S = 1+\beta$$

→ If $\beta = 100$, $S = 101$ which is very large i.e., fixed bias method has poor thermal stability.

* Advantages:

- (i) The biasing circuit is very simple as only one resistance R_B is required.
- (ii) Easy to fix the operating point anywhere in the active region by changing the value of R_B .
- (iii) Provides maximum flexibility in design.

* Disadvantages:

- (i) This method provides poor stabilization. It is because there is no means to stop a self increase in I_C due to temperature variations & individual variations.
- (ii) Stability factor is very high. Therefore, there are strong chances of thermal runaway.

* Self bias or emitter bias or voltage divider bias:- 35


→ A simple circuit used to establish a stable operating point is the self bias configuration.

→ It is also known as universal bias stabilization ckt.

→ The name voltage divider is derived from the fact that resistors R_1 & R_2 form a potential divider across V_{CC} .

→ Voltage drop V_B across R_2 forward biases the emitter where as V_{CC} supply reverse biases the collector.

→ Self-bias circuit can be used as a constant current circuit.



self bias circuit

→ If I_C rises with rise in I_{CO} due to temperature, voltage drop across R_E rises thereby rising I_B . So I_C is maintained almost constant.


Stability factor 'S':

→ By using Thevenin's theorem self bias circuit can be modified as

$$V_T = \frac{R_2}{R_1 + R_2} V_{CC} \quad \& \quad R_B = R_1 \parallel R_2 = \frac{R_1 R_2}{R_1 + R_2}$$

Applying K.V.L

$$\begin{aligned} V_T &= I_B R_B + V_{BE} + I_E R_E \\ &= I_B R_B + V_{BE} + (I_C + I_B) R_E \\ &= I_B (R_B + R_E) + V_{BE} + I_C R_E \end{aligned}$$



$$\Rightarrow I_B = \frac{V_T - V_{BE}}{R_B + R_E} - \left(\frac{R_E}{R_B + R_E} \right) I_C$$

differentiate w.r. to I_C [if $T \uparrow, I_{CO} \uparrow, I_C \uparrow$, $\frac{I_C R_E}{R_B + R_E} \uparrow, I_B \downarrow, I_C \downarrow$]

$$\frac{\partial I_B}{\partial I_C} = \frac{-R_E}{R_B + R_E}$$

$$S = \frac{1 + \beta}{1 - \beta \left(\frac{-R_E}{R_B + R_E} \right)} = \frac{1 + \beta}{1 + \beta \left(\frac{R_E}{R_B + R_E} \right)}$$

$$\therefore S = (1 + \beta) \cdot \frac{1 + R_B/R_E}{1 + \beta + R_B/R_E}$$

→ Ratio of R_B/R_E controls the value of stability factor S

$$\text{if } \frac{R_B}{R_E} \ll 1 \text{ then } S = \frac{(1 + \beta)(1 + 0)}{(1 + \beta) + 0} = \frac{1 + \beta}{1 + \beta} = 1$$

→ To improve the stability of self bias circuit, R_B must be chosen that

$$\boxed{R_B \ll R_E}$$

$$\frac{\partial I_C}{\partial V_{BE}} = S' = \frac{-\beta}{R_B + (1+\beta)R_E}$$

$$\frac{\partial I_C}{\partial \beta} = S'' = \frac{S I_C}{\beta(1+\beta)}$$

* Compensation Techniques:


→ Compensation Techniques use temperature sensitive devices such as diodes, transistors etc. to maintain operating point constant.

* Compensation against variation in I_{CO} :

→ Diode compensation techniques are commonly used for stabilizing transistors.

→ As shown in the circuit, diode is kept in reverse bias.

→ In reverse bias condition the current flowing through diode is only the leakage current (I_0).



→ If both diode & transistor are of same type & same material, then I_0 rises with temperature I_{CO} also rises with the same rate.

$$I = \frac{V_{CC} - V_{BE}}{R_1} \quad \& \quad I = I_B + I_O$$

$$\Rightarrow I_B = I - I_O$$

as- $V_{BE} = 0.2V$

$$I \approx \frac{V_{CC}}{R_1}$$

$$I = I_B + I_O$$

$$I_C = \beta I_B + (1 + \beta) I_{CO}$$

$$= \beta (I - I_O) + (1 + \beta) I_{CO}$$

$$I_C = \beta I - \beta I_O + \beta I_{CO} \quad (\because \beta \gg 1)$$

$$\Rightarrow I_C = \beta I \quad (\because I_O \approx I_{CO})$$

as I is constant, I_C remains fairly constant

* Thermistor compensation:

→ Thermistor is having negative temperature coefficient. Its resistance ↓ses exponentially with increasing temperature.

→ R_T is the thermistor, with ↑se in temp. R_T ↓ses.


Hence voltage drop also ↓ses (ie, base voltage).

→ so, V_{BE} ↓ses which reduces I_B .

→ This behavior will tend to offset the ↑se in I_C

$$\underline{I_C} = \beta I_B \downarrow + (1 + \beta) I_{CO} \uparrow$$


↓
constant



* Transistor at low frequencies:

→ The cutoff frequencies of single stage BJT/FET amplifiers are influenced by the RC combinations formed by the network capacitors C_E , C_C etc. and the resistive parameters present in the network.

→ C_C is the coupling capacitor, it couples the output of the amplifier to the load or to the next stage. It blocks dc and passes only ac part of the amplified signal.




→ C_E is emitter by pass capacitor, it is connected in parallel with R_E to provide a low reactance path to the amplified ^{a.c} signal.

$$\text{Capacitive reactance } X_C = \frac{1}{2\pi f C}$$


→ At very high frequencies, capacitor acts as short circuit.

$$X_C = \frac{1}{2\pi f C} \approx 0 ; X_C = 0$$



→ At very low frequencies, capacitor acts as open circuit

$$X_C = \frac{1}{2\pi f C} = \frac{1}{0} = \infty ; X_C = \infty$$



Applying voltage divider rule for fig. 1

$$V_{out} = \frac{R V_{in}}{R - jX_c}$$

magnitude of V_{out} is given as

$$|V_{out}| = \frac{R V_{in}}{\sqrt{R^2 + X_c^2}}$$

Assume $X_c = R$

$$\Rightarrow |V_{out}| = \frac{R V_{in}}{\sqrt{R^2 + R^2}}$$

$$|V_{out}| = \frac{V_{in}}{\sqrt{2}}$$

$$|A_v| = \frac{V_{out}}{V_{in}} = \frac{1}{\sqrt{2}}$$

$$A_v = 0.707 \text{ at } X_c = R$$


Now, as per assumption

$$X_c = R$$

$$\frac{1}{2\pi f C} = R$$

$$\boxed{f_1 = \frac{1}{2\pi RC}}$$

f_1 — lower cutoff frequency



* CE amplifier :

→ An amplifier that is formed using a CE configured transistor is called as CE amplifier.

→ As shown in fig. i/p is given to base terminal and o/p is taken from the collector terminal.

Working of CE amplifier :

→ Biasing circuit / voltage divider :


The resistances R_1, R_2, R_E forms

the voltage biasing and stabilization circuit

→ C_{in} is used to couple the signal to the base terminal of the BJT

→ C_E , emitter bypass capacitor is used parallel with R_E to provide a low reactance path to the amplified AC signal. If C_E is not present, R_E will cause a voltage drop, thereby ↓ing o/p voltage.

→ C_c is the coupling capacitor which couples one stage of amplification to the next stage. This is used to isolate the DC bias settings of the two coupled circuits.




→ operation of CE amplifier:

→ As the input voltage V_{in} rises, the base current I_B also rises, which
 } in turn rises I_C .

→ This ~~is~~ causes rise in the voltage drop across the R_C , which
 results in a ↓ed o/p voltage V_o

$$V_o = V_{CC} - I_C R_C$$



→ Similarly, as the i/p voltage goes on decreasing $I_B + I_C$ ↓se, due to
 which the voltage drop across R_C also ↓ses thereby rising V_o .

→ This indicates that for +ve half cycle there is a amplified negative
 half cycle at the o/p & for -ve half cycle, o/p is amplified
 +ve half cycle.

→ Hence there ^{exists} a phase shift of 180° b/w i/p + o/p waveforms
 of the CE amplifier for which it is also referred as Inverting
 amplifier.

$$\text{current gain } \beta = \frac{\Delta I_C}{\Delta I_B}$$


$$\text{voltage gain } A_v = \beta \frac{R_C}{R_B}$$

→ ^{Adv} CE amplifier has high gain compared to other amplifiers, hence
 this is mostly used in audio amplifiers.

→ CE amplifier frequency response:

- The voltage gain of a CE amplifier varies with signal frequency,
 → this is because the reactance of the capacitor in the circuit changes with signal frequency and hence affects the V_o .
 → The curve drawn between voltage gain & signal frequency is known as frequency response.

$$X_c = \frac{1}{2\pi f C}$$



- At LF ($< f_L$), the X_c is relatively high & hence very small part of the signal will pass from the amplifier stage to load.
 → At HF ($> f_H$), X_c is very small & it behaves as short circuit. This ↑ses the loading effect of the amplifier stage & serves to reduce A_v .
 → At mid frequencies (f_L to f_H), the A_v is constant. ∴ The effect of C_c is such as to maintain a constant A_v . Thus, as the frequency ↑ses in this range, X_c of C_c ↓ses, which tends to ↑se the gain.

→ Bandwidth is the difference between the upper and lower frequencies in a continuous band of frequencies

$$B.W = f_H - f_L$$

* Gain Bandwidth product:

→ The gain bandwidth product of an amplifier is the product of the amplifier's bandwidth & the gain at which the bandwidth is measured.

→ f_H & f_L are called as cutoff or corner frequency points, indicates the frequencies at which the power associated with the o/p falls to half of its maximum value (A_m)

→ $\frac{A_m}{\sqrt{2}} = 0.707$ ^{of A_m} or 3dB point is considered as the gain at which the cut off frequencies occur.

$$G = \text{Gain}, \quad B.W = \text{Bandwidth}$$

$$G \times B.W = A_i \times B.W \quad \text{or} \quad G \times B.W = A_v \times B.W$$

$$B.W = f_H - f_L \approx f_H$$

$$G \times B.W = A_i \times f_H$$

$$G \times B.W = \frac{A_i}{2\pi RC} \quad \left[\because f = \frac{1}{2\pi RC} \right]$$


* Emitter follower (or) CC amplifier:

45

→ In CC amplifier i/p is given at the base & o/p is taken from collector.

→ DC biasing is provided by R_1, R_2 & R_C

→ R_L is capacitor coupled to the emitter terminal of the transistor



→ When a signal is applied to via C_1 to the base, V_B is ↑sed & ↓sed as the signal goes +ve & -ve respectively.


→ From the circuit $V_B = V_{BE} + V_E \Rightarrow V_E = V_B - V_{BE}$

→ Considering V_{BE} constant, variation in V_B appears at emitter & V_E will vary same as V_B .

→ Since, emitter is o/p terminal it can be noted that the o/p voltage is the same as i/p voltage.

→ CC circuit emitter terminal follows the signal voltage applied to the base. Hence CC amplifier is also known as emitter follower.

* Frequency response of CC amplifier



→ Voltage Gain is low in CC

* Multistage amplifiers:

→ A transistor circuit containing more than one stage of amplifier is known as multistage amplifier.


→ The o/p of a single stage amplifier is usually not sufficient.

→ In multistage amplifiers, the o/p of 1st stage is coupled to the i/p of next stage using a coupling device.

→ This process of joining 2 amplifier stages using a coupling device can be called as cascading.

→ The purpose of coupling device is

- (i) To transfer ac o/p of one stage to the i/p of next stage.
- (ii) To isolate the dc conditions of one stage from next stage.
- (iii) To reduce or eliminate the loading effect




$$\text{Overall Voltage gain } A_{vt} = A_{v1} \times A_{v2} \times A_{v3} \dots \times A_{vn}$$

$$= \frac{V_2}{V_1} \times \frac{V_3}{V_2} \times \frac{V_4}{V_3} \dots \times \frac{V_o}{V_n}$$

$$A_{vt} = \frac{V_o}{V_i}$$

* RC coupled Amplifier :- (Two cascade CE Amp)



2 stage: RC coupled Amplifier.

As shown in the figure, the first stage is connected to the second stage through the coupling capacitor C_c and resistor R_c . Therefore this amplifier is called as RC coupled amplifier.

- The resistors R_1, R_2 form the self bias & R_E form stabilization network.
- The emitter bypass capacitor offers low reactance path to the signal. This method of


Coupling is widely used in cascade amplifier stages.

* Working:-

- When the input voltage V_i applied to the base of the first transistor through a input capacitor C_{in} , it appears in the amplified form across its collector load R_c .
- The output of the first stage is given to the base of the next stage through coupling capacitor C_c . The second stage does further amplification of the signal.
- The coupling capacitor here, helps in blocking the flow of d.c. components from first stage to the second stage. Thus the biasing of the second stage will not be disturbed.
- The output signal is the twice amplified replica of the input signal. The output signal is in phase with the input signal because it has been reversed twice.

Frequency response of RC coupled amplifier:-

→ Frequency response of RC coupled amplifier is uniform over mid frequency range of 50Hz to 20kHz .



→ The voltage gain drops off at low $< 50\text{Hz}$ & high $> 20\text{kHz}$ frequencies

i) At low frequencies ($< 50\text{Hz}$), the reactance of coupling capacitor " C_c " is quite high and hence very small part of signal will pass from one stage to the next stage. & voltage gain falls at low frequencies.

ii) At high frequencies ($> 20\text{kHz}$), the reactance C_c is very small & it behaves as short circuit. This increases the loading effect of next stage & serves to reduce the voltage gain.

∴ voltage gain falls at high frequencies.

→ iii) At mid frequencies (50Hz to 20kHz), the voltage gain of the amplifier is constant. The effect of coupling capacitor in this frequency

range is such so as to maintain a uniform voltage gain.

→ Advantages:-

- 1) The frequency response is excellent.
- 2) This circuit is very compact & extremely light
- 3) Cost is low because it employs resistors & capacitors which are cheap.

* Disadvantages:-

1. low voltage & power gain
2. They have the tendency to become noisy
3. Impedance matching is poor.

Applications:-


1. widely used as voltage amplifier
2. They have excellent audio fidelity over a wide range of frequency
3. Due to poor impedance matching, RC coupling is rarely used in the final stages.

FET (Field Effect Transistor) :- (JFET) (FETs and Digital Circuits)

The FET is a device in which the flow of current through the conducting region is controlled by an electric field. Hence the name Field Effect Transistor (FET).


→ As current conduction is only by majority carriers, FET is said to be a unipolar device.

→ Based on the construction, the FET can be classified into 2 types.





→ Depending upon the majority carriers, JFET has been classified into 2 types namely ① N-channel JFET with electrons as the majority carriers

② P-channel JFET with holes as the majority carriers.




Symbols:-



Features of FET:-

- FET is a voltage control device because the voltage applied between the gate and source (V_{GS}) controls the drain current (I_D).
- The name field effect is derived from the output current flow is controlled by an electric field, setup between gate and source terminals.
- FET is a unipolar device because current is carried by only one type of charge particles either electrons/holes.
- In FET as the temperature increases drain resistance also increases thereby reducing the drain current. FET is more temperature stable as compared to BJT.
- FET has high input impedance
- It requires less space.

Classification of FET




→ FET can be characterised as JFET. It has direct electrical connection between gate terminal and channel.

→ (MOSFET) Metal oxide semiconductor field effect transistor. In this the gate is insulated from the channel by a very thin layer of silicon dioxide (SiO_2). Thus in MOSFET there is a direct electrical connection between gate terminal & channel.

WJMP

Construction of N-channel JFET:-

N-channel JFET consists of N-type bar which is made of silicon. ohmic contacts (terminals), made at the two ends of the bar, are called source and drain. The N-type bar is diffused with P-type impurities on two opposite sides and connected together and that can be taken as a "gate" terminal. Then two PN junctions are formed.




operation:-

Source:- (S)

This terminal is connected to negative pole of the battery.

Electrons which are the majority carriers in the N-type bar enter the bar through this terminal.



Drain (D): This terminal is connected to the positive terminal of the battery. The majority carriers leave the bar through this terminal.

Gate (G): Always Gate is connected in reverse bias

channel: The region between the two depletion regions is called the channel.

→ When $V_{GS} = 0$ & $V_{DS} = 0$, i.e., when no voltage is applied between drain & source and gate & source, the thickness of the depletion regions around the PN junction is uniform.

→ When $V_{DS} = 0$ & V_{GS} is decreased from "0", the PN junctions are reverse biased & hence the thickness of the depletion region increases, and finally channel will disappear and two PN junctions are contact with each other.

In this condition channel is said to be in cutoff region.

→ "The value of the V_{GS} which is required to cutoff the channel is called the "cutoff voltage V_c ".

→ When $V_{GS} = 0$ & V_{DS} is increased from zero, the positive terminal attracts majority charge carriers (electrons) & flow through the N-channel from source to drain so current I_D flows from drain to source.

$$I_D = \frac{AV_{DS}}{PL}$$

L = length of channel, V_{DS} = Drain to source voltage

A = ~~cross~~ area of channel.

P = resistivity of the channel

Characteristics of N-channel JFET

Drain characteristics:-


Drain characteristics are drawn between Drain to source Voltage (V_{DS}) & Drain current (I_D) by keeping V_{GS} constant.

→ As V_{DS} increases, I_D increases and as V_{GS} increases I_D decreases.


→ When $V_{DS} = V_p$, I_D becomes maximum, when V_{DS} is increased beyond V_p , the length of Saturation region increases. Hence there is no further increase of I_D .

Transfer Characteristics:-


Transfer characteristics are drawn between V_{GS} and I_D . As V_{GS} decreases the drain current decreases and finally becomes zero i.e., the drain current I_D is controlled by the electric field that extends into the channel due to reverse biased voltage applied to the gate. Hence the device has been given the name "Field Effect Transistor" (FET).



Drain Characteristics



Transfer Characteristics



Characteristic Parameters of JFET:- In JFET, the drain current I_D depends on the drain voltage V_{DS} & the gate voltage V_{GS} .

① mutual conductance (or) Transconductance (g_m):- It is the slope of the transfer characteristics curves & is defined by

$$g_m = \left(\frac{\partial I_D}{\partial V_{GS}} \right)_{V_{DS} = \text{constant}}$$

It is the ratio of a small change in the drain current to the corresponding small change in the gate voltage at constant drain voltage.

② Drain resistance (r_{ds}):- It is the reciprocal of the slope of the drain characteristics & is defined by $r_{ds} = \frac{\partial V_{DS}}{\partial I_D} \Big|_{V_{GS} = \text{constant}}$ i.e., ratio of small change in the drain voltage to the corresponding small change in the drain current at a constant gate voltage.

③ Amplification factor (μ):- It is the ratio of a small change in the drain voltage to the corresponding small change in the gate voltage at a constant drain current.

$$\mu = \left(- \frac{\partial V_{DS}}{\partial V_{GS}} \right) \Big|_{I_D = \text{constant}}$$

→ Relationship between g_m , r_{ds} & μ is given by

$$\mu = g_m r_{ds}$$

Comparison of BJT & JFET:-

BJT	JFET
→ Current control device	→ Voltage control device
→ It is a bipolar device. The conduction level is a function of 2 types of charge carriers electrons and holes	→ It is a unipolar device. The conduction only on electrons in n-channel JFET and holes in p-channel JFET.
→ It has low input resistance	→ It has high input resistance typically mega ohms
→ It has much higher sensitivity to changes in the applied signal	→ It has less sensitivity to changes in the applied signal.
→ It has high AC Voltage gain	→ It has low AC Voltage gain
→ It is very sensitive to temperature variation	→ It is more temperature stable and more easily integrated on circuits.
→ occupies more space than JFET	→ occupies less space than BJTs.

Applications of FET:

- ① Used as Buffer
- ② Used as RF amplifiers
- ③ as voltage variable resistor
- ④ used in oscillator circuits.

1) When a reverse gate voltage of 12V is applied to JFET, the gate current is 1mA. Determine the resistance between gate and source?

Soln: Given $V_{GS} = 12V$, $I_G = 10^{-9}A$ ($\because 1mA = 10^{-9}A$).

$$\therefore \text{Gate-to-source resistance} = \frac{V_{GS}}{I_G} = \frac{12}{10^{-9}} = 12,000,000 \Omega$$

$$= 12,000 M\Omega$$

2) When the reverse gate voltage of JFET changes from 4 to 3.9V, the drain current changes from 1.3 to 1.6mA. Find the value of transconductance?

Soln: $\Delta V_{GS} = 4 - 3.9 = 0.1V$

$$\Delta I_D = 1.6 - 1.3 = 0.3mA$$

$$\therefore \text{Transconductance } g_m = \frac{\Delta I_D}{\Delta V_{GS}} = \frac{0.3 \times 10^{-3}}{0.1} = 3m \text{ mho}$$

3) A FET has a drain current of 4mA. If $I_{DSS} = 8mA$ and $V_{GS(off)} = -6V$. Find the values of V_{GS} and V_P .

Soln: Given data $V_{GS(off)} = -6V$, $I_{DSS} = 8mA$, $I_D = 4mA$

$$V_{GS} = ?, \quad V_P = ?$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$

$$4 \times 10^{-3} = 8 \times 10^{-3} \left(1 - \frac{V_{GS}}{(-6)} \right)^2$$

$$4 = 8 \left(1 + \frac{V_{GS}}{6} \right)^2 \quad ; \quad \sqrt{4/8} = 1 + \frac{V_{GS}}{6}$$

$$\frac{1}{\sqrt{2}} = 1 + \frac{V_{GS}}{6}$$

$$\therefore V_{GS} = -1.76V$$

$$V_p = |V_{GS(off)}|$$

$$V_p = 6V$$

4) An N-channel JFET has $I_{DSS} = 8mA$ and $V_p = -5V$. Determine the minimum value of V_{DS} for pinch-off region and the drain current I_{DS} , for $V_{GS} = -2V$ in the pinch-off region.

Soln:- Given data

$$I_{DSS} = 8mA, V_p = -5V$$

The minimum value of V_{DS} for pinch-off to occur for $V_{GS} = -2V$

$$V_{DS \cdot min} = ?, I_{DS} = ?$$

$$\begin{aligned} V_{DS \cdot min} &= V_{GS} - V_p \\ &= -2 - (-5) = 3V \end{aligned}$$

$$V_{DS \cdot min} = 3V$$

$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$= 8 \times 10^{-3} \left(1 - \frac{-2}{-5}\right)^2 = 2.88mA$$

$$I_{DS} = 2.88mA$$

For a n channel JFET, $I_{DSS} = 8.7 \text{ mA}$, $V_p = -3 \text{ V}$, $V_{GS} = -1 \text{ V}$.

Find the values of (1) I_D (2) g_{mo} (3) g_m

Soln: Given data

$$I_{DSS} = 8.7 \text{ mA}, V_p = -3 \text{ V}, V_{GS} = -1 \text{ V}$$

$$I_D = ? \quad g_{mo} = ? \quad g_m = ?$$

$$\begin{aligned} \textcircled{1} \quad I_D &= I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2 \\ &= 8.7 \times 10^{-3} \left(1 - \frac{(-1)}{(-3)}\right)^2 \\ &= 8.7 \times 10^{-3} \left(\frac{2}{3}\right)^2 \\ I_D &= 3.87 \text{ mA} \end{aligned}$$

$$\textcircled{2} \quad g_{mo} = \frac{-2I_{DSS}}{V_p} = \frac{-2 \times 8.7}{-3} = \cancel{5.8 \text{ mA/V}} \quad 5.8 \text{ mA/V}$$

$$\begin{aligned} \textcircled{3} \quad g_m &= g_{mo} \left(1 - \frac{V_{GS}}{V_p}\right) \\ &= 5.8 \left(1 - \frac{-1}{-3}\right) \end{aligned}$$

$$g_m = 3.87 \text{ mA/V}$$

6 An n-channel JFET has $I_{DSS} = 10 \text{ mA}$ & $V_p = -5 \text{ V}$. If $I_D = 2.5 \text{ mA}$, Find the value of V_{GS} & $V_{DS(\text{sat})}$.

Soln: Given data $I_{DSS} = 10 \text{ mA}$, $V_p = -5$, $I_D = 2.5 \text{ mA}$

$V_{GS} = ?$, $V_{DS(\text{sat})} = ?$
we know that

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$V_{GS} = V_p \left(1 - \sqrt{\frac{I_D}{I_{DSS}}}\right) = -5 \left(1 - \sqrt{\frac{2.5}{10}}\right) = -2.5 \text{ V}$$

$$V_{DS(\text{sat})} = V_{GS} - V_p = -2.5 - (-5) = 2.5 \text{ V}$$

7 A JFET has a pinch-off voltage of -4V & the saturation current of 8mA . Find the drain current if $V_{GS} = -3\text{V}$.

given data $V_P = -4$, $V_{GS} = -3$, $I_{DSS} = 8\text{mA}$, $I_D = ?$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$
$$= 8 \times 10^{-3} \left(1 - \frac{-3}{-4}\right)^2$$

$$I_D = 0.5\text{mA}$$

MOSFET (metal oxide semiconductor Field Effect Transistor)


→ The MOSFET transistor is a semiconductor device which is widely used for switching and amplifying electronic signals in the electronic devices.

→ The MOSFET is a 4 terminal device with Source (S), Gate (G), Drain (D) and Body (B) terminals.

→ The body of the MOSFET is frequently connected to the source terminal so making it a 3 terminal device like field effect transistor.

The MOSFET can function in 2 ways: ① Enhancement mode
② Depletion mode


MOSFET classification



Enhancement mode: when there is no voltage on the gate the device doesnot conduct. more is the voltage on the gate, the better the device can conduct.



Depletion mode:- when there is no voltage on the gate, the channel shows its maximum conductance. As the voltage on the gate is either positive (or) negative, the channel conductivity decreases.

NMOS (enhancement mode)




- The nchannel mosFET has a n-channel region between ~~source~~ source and drain. The drain & source are heavily doped n⁺ regions & substrate (or) body is p-type.
- The current flow due to the negatively charged electrons. when we apply the positive ~~volt~~ gate voltage the holes present under the oxide layer pushed downward into the substrate with a repulsive force.
- The positive voltage also attracts electrons from the n⁺ source & drain regions into the channel.
- Now, if a voltage is applied between the drain & source the current flows freely between the source & drain & the gate voltage controls the electrons in the channel.
- output characteristics (V_{ds} V_s I_D where $V_{gs} = \text{constant}$)
- Transfer characteristics (V_{gs} V_s I_D)

Characteristics of nmos enhancement



VUMB Nmos in Depletion mode

→ The channel is established even at $V_{GS}=0$ by adding suitable impurities between drain & source terminal & before depositing insulation at gate




→ In depletion mode, the source & drain are connected by a conducting channel, the channel width can be controlled by applying suitable negative voltage to the gate terminal.


→ If "gate voltage" is negative then as negative V_{GS} increases the current decreases & if the V_{GS} is positive then I_{DS} increases.

→ The depletion mosFET operates in both modes i.e., in enhancement & depletion modes.

$$\left[\begin{array}{l} \text{If } V_{GS} = -ve, I_{DS} \downarrow \\ V_{GS} = +ve, I_{DS} \uparrow \end{array} \right]$$




output characteristics
(V_{DS} Vs I_D as V_{GS} constant)



Transfer characteristics


Pmos (enhancement mode)

→ The P-channel MOSFET has a P-channel region between source & drain. The drain & source are heavily doped P+ regions & substrate is n-type.




→ The current flow due to the holes. when we apply the negative gate voltage the electrons present under the oxide layer pushed downward into the substrate with a repulsive force. The negative voltage attracts holes from the P+ source & drain regions into the channel.

→ Now, if a voltage is applied between the D & S current flows between the S & D.




output characteristics



Transfer characteristics

modanas.net Depletion mode :-


→ The channel is established even at $V_{GS} = 0$ by adding suitable impurities between D & S terminal & before depositing ~~insulation~~ insulation at gate.




→ In depletion mode, the S & D are connected by a conducting channel,

→ If $V_{GS} = -ve$ the I_{DS} increases
 $V_{GS} = +ve$ the I_{DS} decreases.

→ The depletion MOSFET operates in both modes i.e., in enhancement & depletion modes.



output characteristics
 (V_{DS} vs I_D where $V_{GS} = \text{constant}$)



Transfer characteristics
 (V_{GS} vs I_D)

current in 3 regions.

cutoff region:-

$$I_{DS} = 0, V_{GS} < V_t$$

linear (triode region):-

$$I_D = \mu_n C_{ox} \frac{w}{L} \left((V_{GS} - V_t) V_{DS} - \frac{V_{DS}^2}{2} \right) \quad \text{where } V_{GS} > V_t, \\ V_{DS} < V_{GS} - V_t$$

saturation region:-

$$I_D = \frac{\mu_n C_{ox}}{2} \left(\frac{w}{L} \right) (V_{GS} - V_t)^2 \quad \text{where } V_{GS} > V_t, \\ V_{DS} > V_{GS} - V_t$$

FET amplifiers

The small signal models for the common source FET can be used for analyzing the 3 basic FET amplifier configurations.

- 1) Common source (CS)
- 2) Common Drain (CD) (or) Source-follower.
- 3) Common Gate (CG).

→ The CS amplifier which provides good voltage amplification is most frequently used.

→ The CD amplifier with high input impedance and near-unity voltage gain is used as a buffer amplifier.


→ The CG amplifier is used as a high-frequency amplifier.

The small signal current source model for the FET in CS configuration.


$$i_d = f(V_{gs}, V_{ds})$$

Drain current is a function of V_{gs} and V_{ds} .

$$i_d = g_m V_{gs} + \frac{V_{ds}}{r_o}$$



Small signal voltage source model for FET is CS configuration.



Convert I source to Voltage source

$$V = I R$$

$$= g_m V_{gs} r_d$$

$$V = \frac{g_m r_d V_{gs}}{1 + g_m r_d}$$

(∵ $r_d = g_m^{-1}$)

Biasing Techniques:

- ① Fixed bias
- ② Voltage divider bias
- ③ self bias.

Common Source amplifier;


→ The figure shows common source amplifier in 'voltage divider bias' configuration.

→ Here resistors R_1 & R_2 are used to bias the field effect transistor.

→ The capacitors C_1 & C_2 are used to couple the a.c input voltage source & the output voltage respectively.


→ The capacitor " C_s " keeps the source of the FET effectively at a.c. ground & is known as source bypass capacitor.

Operation: when the a.c signal is fed to gate, it produces variation in gate to source voltage. this produces variation in the drain current.





common source N-channel JFET (voltage divider bias) amplifier

→ As the gate to source voltage (V_{GS}) increases, the drain current also increases. Because of this the voltage drop across the resistor R_D also increases. This causes the drain voltage to decrease. So, there is a phase inversion between output and input.



frequency response of CS amplifier.

→ A simple common-source amplifier & the associated small-signal equivalent circuit using the voltage-source model of FET is shown in figure below.



(a) common source amplifier (self bias)

(b) small signal equivalent circuit of CS amplifier

→ Voltage gain (A_v): A_v is ratio of V_o to V_i

$$V_o = -g_m v_{gs} \frac{R_D}{R_D + r_o}$$

v_{gs} is the input voltage
(apply voltage division rule)

$$(\because v_{gs} = v_i)$$

$$A_v = \frac{V_o}{V_i} = \frac{-g_m R_D}{R_D + r_o}$$

3/12
moodana. net This source resistor (R_S) is used to set the Q -point but is bypassed by C_S for mid-frequency operation.

Input impedance; from fig (b) the input impedance is given by

$$Z_i = R_G$$

Output Impedance; output impedance is the impedance measured at the output terminals with the input voltage

$$V_i = 0$$


\therefore when $V_i = 0$, $V_{GS} = 0$ & hence $I_D = 0$

Then the equivalent circuit for calculating output impedance is shown in "fig c"

\therefore output impedance $Z_o = r_d \parallel R_D$

Normally, r_d will be far greater than R_D


Hence, $Z_o \approx R_D$



This configuration, which is sometimes known as a "source follower", is characterized by a voltage gain of less than unity & features a large current gain as a result of having a very large input impedance & a small output impedance.

→ The typical implementation of the common drain (or) source follower (or) buffer circuit is very easy to realise in a practical fashion.

→ In this Gate (G) is the input terminal & ~~Drain~~ Source (S) is the output terminal



→ The capacitors C_1 & C_2 are used to couple the AC signal between stages & block the DC elements.

CD amplifier (self bias)


→ The resistor " R_1 " provides the gate bias, holding the gate at ground potential.

→ The source circuit shows the resistor " R_2 " to ground - its value is determined by the channel current that is required.


→ The source follower circuit presents a very high impedance to the preceding stage & it is for this reason that the source follower is an ideal format for use as a buffer.

Common Drain (CD) amplifier / source follower / unity voltage amplifier

→ CD amplifier is sometimes known as a source follower is characterized by $A_v \approx 1$.
 A simple CD amplifier & the associated small-signal equivalent circuit using the voltage-source model of FET is shown in figure below.



(a) CD amplifier (self bias)



(b) small signal equivalent circuit of a CD amplifier


Voltage gain:— Since V_{gd} is more easily determined than V_{gs} , the voltage source in the output circuit is expressed in terms of V_{gd} using Thevenin's theorem. The output voltage V_o is

$$V_o = \frac{\mu}{\mu+1} V_{gd} \frac{R_s}{R_s + \frac{r_o}{\lambda+1}} = \frac{\mu R_s V_{gd}}{R_s(\mu+1) + r_o}$$

where $V_{gd} = V_i$ the input voltage

$$A_v = \frac{V_o}{V_i} = \frac{\mu R_s}{(\mu+1)R_s + r_o}$$

Input impedance:— From figure (b), input impedance $Z_i = R_G$
output impedance:— Z_o measured at the output terminals with $V_i = 0$ can be simply calculated from fig (c)



As $V_i = 0, V_{gd} = 0; \frac{\mu}{\lambda+1} V_{gd} = 0$
 $\therefore Z_o = \frac{r_o}{\lambda+1} \parallel R_s$ when $\mu \gg 1, Z_o \approx \frac{r_o}{\lambda} \parallel R_s = \frac{1}{g_m} \parallel R_s$ (∵ $r_o = \frac{1}{g_m}$)