


# mood-book



UNIT-5

Sequential circuit: In sequential circuit the output not only depends on present inputs but also depends on past inputs & outputs.



In sequential circuits flipflops & latches are used as memory element


Latch: → It is a one bit storage device → It has 2 states 1-state & 0-state. → It is also called as bistable multivibrator.

→ A memory element without clock input is called as "latch".


Gated latch: → The gated latches have enable input (or) gating signal. → In gated latches the output will be change only when input changes & enable input is a logic 1 (high). → If the enable input is low the output will not change even if the input changes.

Flipflop: → It is a one bit storage device. → It has 2 stable states which are called as 1-state & 0-state.

→ Flipflops have clock input and output changes only in response to the rising edge (or) falling edge of the clock.



Positive edge  
(or)  
rising edge of the  
clock.



negative edge (or)  
falling edge of the  
clock.








Types of flipflops:

SR flipflop → set-reset flipflop

D flipflop → Data flipflop

JK flipflop

T flipflop → Toggle flipflop

Flipflops :-

→ A "bubble" on the clock input indicates that flip-flop is a "negative edge triggered" flipflop.

→ Absence of bubble indicates that flipflop is a "positive edge trigger" flipflop.

→ In positive edge trigger flipflop the output changes in response to a 0 to 1 transition (rising edge) in the clock input.








→ In negative edge trigger flipflop the output changes, in response to a 1 to 0 transition (falling edge) in the clock input.

Present state ( $Q_n$ ): It is stage of the output of the flipflop at the time clock is applied

Next state ( $Q_{n+1}$ ): It is stage of the output of the flipflop after clock has been applied.

Characteristic table: The characteristic table describe the operation of flipflop.

Excitation table: This table give the information about inputs of the flipflops when output of the flipflop verified before & after clock pulse applied.

Flip-flops

→ A "bubble" on the clock input indicates that flip-flop is a "negative edge triggered" flip-flop.

→ Absence of bubble indicates that flip-flop is a "positive edge trigger" flip-flop.

→ In positive edge trigger flip-flop the output changes in response to a 0 to 1 transition (rising edge) in the clock.

→ In negative edge trigger flip-flop the output changes in response to a 1 to 0 transition (falling edge) in the clock.



Present state ( $Q_n$ ): It is stage of the output of the flip-flop at the time clock is applied.

Next state ( $Q_{n+1}$ ): It is stage of the output of the flip-flop after clock has been applied.


Characteristic table: The characteristic table describes the operation of flip-flop.

Excitation table: This table gives the information about the flip-flops when output of the flip-flop.

(set-Reset)  
SR flipflop:



Positive edge triggered SR flipflop




Negative edge triggered SR flipflop

characteristic table

S	R	$Q_{n+1}$	state
0	0	<del><math>Q_n</math></del>	No change
0	1	0	Reset
1	0	1	Set
1	1	Not allowed	Indeterminate

CLK	S	R	$Q_n$	$Q_{n+1}$
↑	0	0	0	0
↑	0	0	1	1
↑	0	1	0	0
↑	0	1	1	0
↑	1	0	0	1
↑	1	0	1	1
↑	1	1	0	X
↑	1	1	1	X
0	X	X	0	0
0	X	X	1	1


→ In this positive edge triggered SR flipflop the output responds to the S & R inputs only at the positive edges of the clock pulse.



Input and output waveforms for Positive edge triggered clocked SR flipflop.

Truth table for Positive edge clocked SR flipflop


Negative edge triggered SR flip flop :- logic symbol



Truth table for negative edge clocked SR flip flop


Clock Pulse	S	R	$Q_n$	$Q_{n+1}$	state
↓	0	0	0	0	Nochange
↓	0	0	1	1	
↓	0	1	0	0	
↓	0	1	1	0	Reset
↓	1	0	0	1	
↓	1	0	1	1	Set
↓	1	1	0	X	In determinate
↓	1	1	1	X	
0	X	X	0	0	Nochange
0	X	X	1	1	

Characteristic equation  
 $(Q_{n+1})$



$$Q_{n+1} = S + R'Q_n$$

Input & output waveforms for negative edge triggered clocked SR flip flop.





In the negative edge triggered flip flop, the negative edge detector circuit is used & the circuit output responds at the negative edges of the clock pulse.

Excitation table,


$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	1	0
1	1	X	0

selected D flipflop:-

Positive edge triggered D flipflop.




$$\rightarrow D \approx \neg D_0$$




characteristic table

CP	D	Q <sub>n+1</sub>
↑	0	0
↑	1	1
0	X	Q <sub>n</sub>



characteristic equation :- An equation which express the next state of the output in terms of inputs and present state is called characteristic equation.



D	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	0
1	0	1
1	1	1



Excitation table :-

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

Jk flipflop:-



Characteristic table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$


Characteristic equation

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Excitation table



$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

Kmap for Qn+1



$$\therefore Q_{n+1} = JQ_n' + K'Q_n$$

T flipflop (Toggle flipflop):-



characteristic table

T	$Q_{n+1}$
0	$Q_n$
1	$\bar{Q}_n$




characteristic equation

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

excitation table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	0
1	1	1

K-map for  $Q_{n+1}$



$$Q_{n+1} = TQ_n^I + T'Q_n$$

①

Flip flop conversions


Steps :-

- (i) Consider characteristic table for destination flip flop & extend it as excitation table of source flip flop.
- (ii) Draw K-map for source flip flop input variables, it will provide expression for conversion
- (iii) Draw the circuit according to K-map expressions.


Conversions :  $SR \rightarrow D$        $JK \rightarrow T$        $T \rightarrow D$   
 $SR \rightarrow JK$        $JK \rightarrow D$        $D \rightarrow T$   
 $SR \rightarrow T$

\* Convert SR flf  $\rightarrow$  D flf


D	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	X
0	1	0	0	1
1	0	1	1	0
1	1	1	X	0



$$S = D$$



$$R = \bar{D}$$



\* Convert SR to JK

\* JK chip table

J	K	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	0	X
0	0	1	0	X	0
0	1	0	0	0	X
0	1	1	0	0	01
1	0	0	1	01	0
1	0	1	1	X	0
1	1	0	1	01	0
1	1	1	0	0	01

Excitation table of SR

0 0	0 X
0 1	0 0
1 0	0 01
1 1	X 0

S


J		K $Q_n$			
		00	01	11	10
0	0	X			
	1	X			1

$$S = J\bar{Q}_n$$

R

J		K $Q_n$			
		00	01	11	10
0	0	X			
	1			1	X

$$R = K\bar{Q}_n$$



\* Convert SR to T

T chip table

T	$Q_n$	$Q_{n+1}$	S	R
0	0	0	0	X
0	1	1	X	0
1	0	1	1	0
1	1	0	0	1

S



T		Q $n$	
		0	1
0	0	X	
	1		1

$$S = T \oplus Q_n \quad S = T\bar{Q}_n$$

R

T		Q $n$	
		0	1
0	0	X	
	1		1

$$R = T \oplus Q_n \quad R = T\bar{Q}_n$$



\* Convert JK to SR

Clk table of SR

S	R	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	0	X
0	0	1	1	X	0
0	1	0	0	0	X
0	1	1	0	X	1
1	0	0	1	1	X
1	0	1	1	X	0
1	1	0	X	X	X
1	1	1	X	X	X

②

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J


$Q_n$	$Q_{n+1}$	00	01	11	10
0	X	X			
1	X	X	X	X	X

$$J = S$$

K

$Q_n$	$Q_{n+1}$	00	01	11	10
0	X			1	X
1	X			X	X


$$K = R$$



\* Convert T to D

D Clk table


D	$Q_n$	$Q_{n+1}$	T
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	0




JK

J	K	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	1

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0



$$T = \bar{J}Q_n + KQ_n$$



\* Convert JK to T


T	$Q_n$	$Q_{n+1}$	J	K
0	0	0	0	X
0	1	1	X	0
1	0	1	1	X
1	1	0	X	1

J	T	$Q_n$	$Q_{n+1}$	K
0	0	0	1	X
1	X	1	X	D

$$\text{Sum } T \bar{Q}_n \quad J = T$$

T	$Q_n$	$Q_{n+1}$	K
0	0	1	X
1	X	X	D

$$K = T$$



## Shift Register:-

A register that is used to store binary information is known as a memory register. A register capable of shifting binary information either to the right or to the left is called a shift register.

shift registers are classified into 4-types

1. Serial - In - Serial Out (SISO)
2. Serial - In - Parallel Out (SIPO)
3. Parallel - In - Serial Out (PISO)
4. Parallel - In - Parallel Out (PIPO)

### \* Serial - In - Serial - Out Shift register:-


This type of shift register accepts data serially, i.e one bit at a time on a single input line. It produces the stored information on its single output also in serial form.

Data can be shifted left using shift-left register or shifted right using shift-right register.

### Shift left register:-


A shift left register can be built using D-flip-flops as

Show on the fig.



CLK	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	0	1	1	1

\* Shift Right Register: A shift right register can be built using D-flip-flops, as shown.



CLK	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1

Serial-in-parallel-out Shift Register :-


A 4-bit serial-in-parallel-out shift register is as shown below. It consists of one serial input, and outputs are taken from all the flip-flops parallelly.

- \* In this register data is shifted in serially but shifted out in parallel.

- \* In order to shift the data out in parallel, it is necessary to have all the data available at the output at the same time.

- \* Once the data is stored, each bit appears on its respective output line simultaneously.

Serial I/P



Parallel outputs.

fig:- 4-bit Serial-in parallel-out shift register.

\* Parallel-in-Serial-out shift register:-

A four bit PISO register has 4 inputs A,B,C,D. Let A, B, C, D be the four parallel data I/P lines and, Shift / Load is a control pin that allows the four bits of data in to register in parallel or shift data in serial.

→ When Shift / Load is low, And gates G<sub>1</sub> through G<sub>3</sub> are enabled, allowing the data at Parallel I/Ps i.e. B, C & D to the 'D' I/P of respective flip-flop.

→ When Shift / Load is high, And gates G<sub>1</sub> through G<sub>3</sub> are disabled & the remaining And gates G<sub>4</sub> through G<sub>6</sub> are enabled:




Fig:- 4-bit parallel-in-serial-out register.

Parallel -in - parallel -out Register:-

A simple 4-bit parallel-in-parallel-out shift register using D-Flip-flop is shown here. The parallel inputs to be entered should be applied at A, B, C, D inputs which are directly connected to delay(D) inputs. Now by applying a clock pulse, these inputs are entered in to the register and are immediately available at the outputs.




fig:- 4-bit parallel-in-parallel-out shift register.


## UNIVERSAL SHIFT REGISTER:-

A universal shift register is a register which has both the right shift & left shift with parallel load capabilities.

→ universal shift registers are used as memory elements in computers.

→ A n-bit universal shift register consists of n-flip flops and  $n \times 1$  multiplexers.

→ All the multiplexers share the same select lines ( $S_1$  and  $S_0$ ).



## Counters:

- Counter is a digital device used to count number of pulses & it can also be used as frequency divider.
- Classified into two types: according to clock cycle.
  - 1) Asynchronous counter
  - 2) Synchronous "
- Counter can count in two ways i.e.
- 1. Up counter ( $0, 1, 2, \dots, N$ )
- 2. Down counter ( $N, N-1, N-2, \dots, 1, 0$ )
- Present count of the counter represents state of the counter.
- Counter contains set of flip flops.
- A, n-bit counter will have n - flip flops &  $2^n$  states.
- Each state frequency =  $\frac{\text{total freq}}{2^n}$

Counters are of two types

- Asynchronous Counters
- Synchronous Counters.

### Asynchronous Counters:

A binary ripple asynchronous Counter consists of a series connection of complementing flip-flops, with the output of each flip-flop connected to the clock input of the next higher order flip-flop. The flip-flop holding the least significant bit receives the incoming clock pulses. A complementing flip-flops can be obtained from a JK flip-flop with the J and K inputs tied together, or from a T flip-flop. A third alternative is to use a D flip-flop with the complementing output connected to the D input. In this way, the D input is always complement of the present state and the next clock pulse will cause the flip-flop to complement.

2-bit Asynchronous Counter:





fig: A two-bit asynchronous binary Counter.



Timing diagram of the 2-bit asynchronous binary Counter.

The above 2-bit Counter is designed with JK flip-flops. The clock signal is connected to the clock input of only first stage flip-flop. The clock input of the second stage flip-flop is triggered by the QA output of first stage. Because of the inherent propagation delay time through a flip-flop, a transition of the input clock pulse and a transition of the QA output of first stage can never occur exactly at the same time. Therefore the two flip-flops are never simultaneously triggered, which results in asynchronous Counter operation.

In the timing diagram of two-bit Counter the changes in the state of the flip-flop outputs is response to the clock. J and K input

of JK flipflops are tied to logic HIGH. hence output will toggle for each negative edge of the clock input.

3-bit Asynchronous binary up Counter:





fig: Logic diagram.



output waveforms of 3 bit asynchronous Counter.

Asynchronous | Ripple Down Counter:

If the output of the Counter is incremented by one for each clock transition, therefore we call such counters as up Counters. In case of down Counters the Count will be down from a maximum Count to zero.

4 bit Asynchronous down Counter: The following figure is the

4 bit Asynchronous down Counter using JK flip flops. Here the  $\overline{Q}_n$  clock signal is connected to the clock input of only first flip flop. This connection is same as asynchronous ripple up Counter. However the clock input of the remaining flip flops is triggered by the  $\overline{Q}_n$  output of the previous stage instead of  $Q_n$  output of the previous stage.





Fig: 4 bit asynchronous down Counter.




Timing diagram of 4-bit asynchronous down Counter.

Down Counters are not as widely used as up counters. They are used in situations where it must be known when a desired number of input pulses has occurred. In these situations the down counter is preset to the desired number and then allowed to count down as the pulses are applied. When the counter reaches zero state it is detected by a logic gate whose output then indicates that the preset number of pulses have occurred.

### Asynchronous up/ Down Counter:

To form an asynchronous up/down counter one control input say M is necessary to control the operation of the up/down counter. When M=0, the counter will count up and when M=1, the counter will count down. To achieve this the M input should be used to control whether the normal flip flop output ( $Q$ ) or the inverted flip flop output ( $\bar{Q}$ ) is fed to drive the clock signal of the successive stage of flip flop.




M	Q	$\bar{Q}$	Inputs	Output
0	0	0	0 0 0	0
0	0	1	0 0 1	1
0	1	0	0 1 0	0
0	1	1	0 1 1	1
1	0	0	1 0 0	0
1	0	1	1 0 1	0
1	1	0	1 1 0	1
1	1	1	1 1 1	1

Truth table

$y = \bar{M}\bar{Q} + M\bar{Q}$  for up Counting

$y = \bar{M}Q + M\bar{Q}$  for down Counting



3-bit up/down Counter: The 3 bit up/down Counter will Count from 000 upto 111 when the mode Control input M is 1 and from 111 down to 000 when mode Control input M is 0.




fig: 3 bit asynchronous up/down Counter.

A logic 1 on M enables AND gates 1 and 2 disables AND gates 3 and 4. This allows the  $\bar{Q}_A$  and  $\bar{Q}_B$  outputs to drive the clock inputs of their respective next stages. so that Counter will Count up. When M is logic 0, AND gates 1 and 2 are disabled and AND gates 3 and 4 are enabled. This allows the  $\bar{Q}_A$  and  $\bar{Q}_B$  outputs to drive the clock inputs of their respective stages so that Counter will Count down.

Assignment: Design a 4-bit up/down ripple Counter with a Control for up/down Counting.

Synchronous Counters: When Counter is clocked such that each flip flop in the counter is triggered at the same time, the Counter is called as Synchronous Counter.

2 bit Synchronous binary up Counter:





fig: A two-bit synchronous binary Counter.

Here, clock signal is connected in parallel to clock inputs of both the flipflops. But the  $Q_A$  output of first stage is used to drive the J and K inputs of the second stage. let us see the operation of the circuit. Initially we assume that  $Q_A = Q_B = 0$ . When positive edge of the first clock pulse is applied , flip flop A will toggle because  $J_A = K_A = 1$  , whereas flip flop B output will remain zero because  $J_B = K_B = 0$ . After first clock pulse  $Q_A = 1$  and  $Q_B = 0$  . At negative going edge of the second clockpulse both flip flops will toggle because they both have a toggle Condition on their J and K inputs ( $J_A = K_A = 1$ ,  $J_B = K_B = 1$ ). Thus After second clockpulse ,  $Q_A = 0$  and  $Q_B = 1$ .

At negative going edge of the third clock pulse flip flop A toggles making  $Q_A = 1$  , but flip flop B remains set i.e  $Q_B = 1$ . Finally at the leading edge of the fourth clockpulse both flip flops toggle as their  $J_K$  inputs are at logic 1. This results  $Q_A = Q_B = 0$  and Counter recycled back to its original state.



Timing diagram for the 4-bit synchronous Counter.

CP	Q <sub>B</sub>	Q <sub>A</sub>
0	0	0
1	0	1
2	1	0
3	1	1

3-bit Synchronous Binary up Counter:





fig: Three bit Synchronous Binary up Counter.



CP	Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

$Q_A$  changes on each clock pulse as we progress from its original state to its final state and then back to its original state. To produce this operation, flip flop A is held in the toggle mode by connecting J and K inputs to HIGH. Now let us see what flip flop B does. Flip flop B toggles, when  $Q_A$  is 1. When  $Q_A$  is 0, flip flop B is in the no change condition and remains in its present state. Flip flop C has to change its state only when  $Q_B$  and  $Q_A$  both are at logic 1. This condition is detected by AND gate and applied to the J and K inputs of flip flop C. Whenever both  $Q_A$  and  $Q_B$  are HIGH, the output of the AND gate makes the J and K inputs of flip flop C HIGH, and flip flop C toggles on the following clock pulse. At all other times, the J and K inputs of flip flop C are held LOW by the AND gate output, and flip flop does not change state.





Fig: 4 bit Synchronous binary up Counter.

The 4 bit Synchronous binary up Counter is implemented with negative edge triggered flip-flops, the transitions occur at the negative edge of the clock pulse. In this circuit first three flip-flops work as 3-bit Counter.

For the fourth stage, flip-flop has to change the state when  $Q_A = Q_B = Q_C = 1$ . This Condition is decoded by 3-input AND gate G<sub>2</sub>. Therefore when  $Q_A = Q_B = Q_C = 1$ , flip-flop D toggles and for all other times it is in no change Condition.




## Design of synchronous counters

→ 2 bit synchronous counter

Steps:

- 1) Decide the no. of flip flops
- 2) Excitation <sup>table</sup> of flip flop
- 3) State diagram & circuit excitation table
- 4) Obtain simplified equations using K-map
- 5) Draw the logic diagram



(4)


### 3 bit synchronous counter

→ 1) 3 flip flops (T)


→ 2)  $Q_n \cdot Q_{n+1} \cdot T$

0	0	0
0	1	1
1	0	1
1	1	0


3)




PS	NS	IP
Q <sub>2</sub> , Q <sub>1</sub> , Q <sub>0</sub>	Q <sub>2</sub> ', Q <sub>1</sub> ', Q <sub>0</sub> '	T <sub>2</sub> T <sub>1</sub> T <sub>0</sub>
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
1 0 0	1 0 1	0 0 1
1 0 1	1 1 0	0 1 1
1 1 0	1 1 1	0 0 1
1 1 1	0 0 0	0 1 1




$$\underline{T_2 = Q_1, Q_0}$$



$$\underline{T_1 = \bar{Q}_1, \bar{Q}_0}$$



$$\underline{T_0 = \bar{Q}_2}$$



modulus of counter

- The number of states through which the counter can pass before returning to initial state is called "modulus of counter".
- mod-N counter is called as divided by N counter. Since that mod-N counter has "N" number of distinctive states.
- The number of flipflops required to construct mod-N counter are  $N \leq 2^n$

$n$  = number of flipflops required

$N$  = number of distinctive states

Q) Design a 3 bit synchronous counter using JK flipflop.


Step 1: Find the number of flipflops required

n bit counter have n flipflops

3 bit counter = 3 flipflops.

number of distinctive states =  $2^3 = 8$

Step 2: State diagram



PS(Present state)	nextstates(ns)	J <sub>A</sub> K <sub>A</sub>	J <sub>B</sub> K <sub>B</sub>	J <sub>C</sub> K <sub>C</sub>
Q <sub>A</sub> Q <sub>B</sub> Q <sub>C</sub>	Q <sub>A</sub> ' Q <sub>B</sub> ' Q <sub>C</sub> '			
0 0 0	0 0 1	0 X	0 X	1 X
0 0 1	0 1 0	0 X	1 X	X 1
0 1 0	0 1 1	0 X	X 0	1 X
0 1 1	1 0 0	1 X	X 1	X 1
1 0 0	1 0 1	X 0	0 X	1 X
1 0 1	1 1 0	X 0	1 X	X 1
1 1 0	1 1 1	X 0	X 0	1 X
1 1 1	0 0 0	X 1	X 1	X 1

Kmap for J<sub>A</sub>

C	AB	00	01	11	10
0		.	.	X	X
1		.	(X)	X	X

$$J_A = BC \text{ ir, } \bar{Q}_B Q_C$$

K<sub>B</sub>

C	AB	00	01	11	10
0		X			X
1		(X)	1	1	(X)

$$K_B = C$$

Q<sub>C</sub>Kmap for K<sub>A</sub>

C	AB	00	01	11	10
0		X	X	.	.
1		X	(X)	1	.

$$K_A = BC \\ \bar{Q}_B Q_C$$

J<sub>B</sub>

C	AB	00	01	11	10
0		X	X	X	1
1		(X)	X	X	1


$$J_B = C \\ \bar{Q}_C$$

K<sub>C</sub>

C	AB	00	01	11	10
0		X	X	X	X
1		1	1	1	1

$$\therefore K_C = 1$$

$$J_C = 1$$



Q2) Design a mod-6 counter using J1C flipflop


soln:- mod 6 counter has 6 distinctive states.

$$N \leq 2^n; 6 \leq 2^n$$







$$n=3$$


$\therefore$  3 flipflops, 6 distinctive states.

state diagram



PS $q_2 q_1 q_0$	NS $q_2' q_1' q_0'$	$J_2 k_2$	$J_1 k_1$	$J_0 k_0$
0 0 0	0 0 1	0 X	0 X	1 X
0 0 1	0 1 0	0 X	1 X	X 1
0 1 0	0 1 1	0 X	X 0	1 X
0 1 1	1 0 0	1 X	X 1	X 1
1 0 0	1 0 1	X 0	0 X	1 X
1 0 1	0 0 0	X 1	0 X	X





circuit diagram of mod-6 synchronous counter


problems

- ① Design a mod-3 counter, mod-5 counter using JK flip-flops.

1) T flip flop

Mod-10 Counter

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

 $P_S$  $N_S$ 

$Q_3 Q_2 Q_1 Q_0$	$Q_3^* Q_2^* Q_1^* Q_0^*$
0000	0001
0001	0010
0010	0011
0011	0100
0100	0101
0101	0110
0110	0111
0111	1000
1000	1001
1001	0000
1010	XXXX
1011	XXXX
1100	XXXX
1101	XXXX
1110	XXXX
1111	XXXX

 $T_3, T_2, T_1, T_0$ 

0	0	0	1
0	0	1	1
0	0	0	1
0	1	1	1
0	0	0	1
0	0	0	1
0	0	1	1
1	1	1	1
0	0	0	1
1	0	0	1

$Q_3 Q_2$	$\bar{Q}_3 \bar{Q}_2$	$\bar{Q}_3 Q_2$	$Q_3 \bar{Q}_2$
-	-	-	1
-	-	X	X
-	X	X	X
-	X	X	X
-	-	1	X
-	-	X	X

$$T_3 = Q_3 Q_0 + Q_2 Q_1 Q_0$$



$T_2$
-
-
-
-
-
-
-
-
-
-

$$T_2 = Q_1 Q_0$$

$T_1$	$\bar{Q}_3 Q_0$	$Q_3 Q_0$
-	-	1
-	-	1
-	-	X
-	-	X
-	-	X
-	-	X

$$T_1 = \bar{Q}_3 Q_0$$

$$T_0 = 1$$



ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS:-

→ The behaviour of a sequential ckt. is determined from the inputs, the outputs and the states of its flip-flops.

→ Both the outputs and next state are a function of the inputs & present state.


The analysis of a sequential ckt consists of -

- obtaining state table
- obtaining state diagram
- write state equations.

state table:- The time sequence of  $q/p_s$ ,  $o/p_s$  and flip-flops state may be enumerated in a table which is known as state-table. It consists of three states sections like present state, next state and output.


state diagram:- The graphical representation of state table, which conveys same information as state table.

state equation:- A state equation is an algebraic expression that specifies the condition for a flip-flop state transition.

State table:

Present state		Next state		O/P	
A	B	n=0	n=1	n=0	x=1
0	0	0	1	0	0
0	1	0	0	1	0
1	0	0	0	0	0
1	1	0	0	0	0

state diagram:



State equation:

$$A(n+1) = \bar{A}Bx$$

$$B(n+1) = \bar{A}\bar{B}\bar{x}$$

## State table:-

state table specifies the next state and output of sequential circuit in terms of Present state and inputs.

## State Diagram:-


→ It is a pictorial representation of relationship among the next state, output of Present ~~set~~ state & inputs.

→ In state diagram each state is represented by a "circle" and the transition between states represented by "arc"s.

→ The label of each "arc" as a notation " $x/y$ " where "x" is input and "y" is output.


## State diagrams for Various flipflops

### SR flipflop




S	R	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

## JK flipflop




J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

## T flipflop



T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

## D flipflop



D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1


## State reduction and state assignment

- The reduction of number of flipflops in a sequential circuit is referred to as "state reduction".
- In general " $n$ " number of flipflops will produce " $2^n$ " number of states.
- For the purpose of state reduction we have to identify the equivalent states.
- 2 states are said to be equivalent if for each input condition gives exactly the same output and the same next states.
- When 2 states are equivalent we can remove one of the state without altering the input, output equations.

State assignment: The ~~binary~~ process of assigning binary values to the states of the sequential machine is known as "state assignment".

VV Imp

Design a sequential circuit for the state diagram as shown in figure. (Draw the reduced state table, state diagram and state assignment)



$$\frac{x}{y} = \frac{\text{input}}{\text{output}}$$

Soln:-

Present state	Next state		Present state output (z)	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a b		0 0	
b	c d		0 0	
c	a d		0 0	
d	e f		0 1	
e	a f		0 1	
f	g f		0 1	
g	a f		0 1	

→ The states e and g are equal, since, they produce same output & the same next state.

→ Now, we can remove the either one of the state e(or)g.

→ For example, we want to remove "g" replace "g" with "e".

Present state	Next state		output (z)	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a b		0 0	
b	c d		0 0	
c	a d		0 0	
d	e f		0 1	
e	a f		0 1	
f	e f		0 1	

→ In the above state table 2 states "d" and "f" are equal.  
Now we can remove any one of the state d(or)f,  
For eg, if we remove "f" then replace "f" with "d".

### Reduced state table

Present state	Next state		output(z)	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a b		0 0	
b	c d		0 0	
c	a d		0 0	
d	e d		0 1	
e	a d		0 1	

→ The number of flipflops required  $\log_2 5$  (∴ reduced state table is having 5 present states)

$$\log_2 5 > 2$$


∴ 3 flipflops are required to design a sequential circuit  
we have to assign 3 bit binary numbers to each state.

Assign  
 $a \rightarrow 000$   
 $b \rightarrow 001$   
 $c \rightarrow 010$   
 $d \rightarrow 011$   
 $e \rightarrow 100$

Binary assignment

Present state A BC	next state (A+B+C)		output (z)	
	x=0	x=1	x=0	x=1
0 0 0	0 0 0	0 0 1	0	0
0 0 1	0 1 0	0 1 1	0	0
0 1 0	0 0 0	0 1 1	0	0
0 1 1	1 0 0	0 1 1	0	1
1 0 0	0 0 0	0 1 1	0	1

Reduced state diagram



② Reduce the number of states in the following state and assign the binary numbers

Present state	Next state $x=0$ $x=1$		output(z) $x=0$ $x=1$	
a	f	b	0	0
b	d	c	0	0
c	f	e	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	0
g	g	h	0	1
h	g	a	1	0

Soln:-

From the given table States "d" and "g" are equal.  
Since, they produce same output and the same nextstate.  
→ Now we can remove either one of the state e(or)g.  
For ex, if we remove "h" replace h with "d"

Present state (PS)	(NS) Next state $x=0$ $x=1$		output(z) $x=0$ $x=1$	
a	f	b	0	0
b	d	c	0	0
c	f	e	0	0
d	g	a	1	0
e	d	c	0	0
f	f	b	1	0
g	g	d	0	1

→ b, c are equal ∴ remove e & replace "e" with "b"

PS	NS $x=0 \quad x=1$		O/P(z) $x=0 \quad x=1$	
a	f	b	0	0
b	d	c	0	0
c	f	b	0	0
d	g	a	1	0
f	f	b	1	1
g	g	d	0	1

→ states a & c are equal. ∴ remove "c" & replace "c" with "a".  
state "c" can be eliminated

PS	NS $x=0 \quad x=1$		O/P(z) $x=0 \quad x=1$	
a	f	b	0	0
b	d	a	0	0
d	g	a	1	0
f	f	b	1	1
g	g	d	0	1

∴ This is the final reduced state.

