

mood-book



PART-1 : INTRODUCTION TO MICROCONTROLLERS :Microcontroller :

Microcontroller is defined as an integrated circuit that contains a microprocessor along with memory, Input-output (I/O) ports, Peripherals like timer etc in a single Silicon chip.

The prime use of the microcontroller is to control the operation of a system using a fixed program that is stored in ROM and that does not change over the lifetime of the system.

- Eg
- 1) 8031 - Intel's Microcontroller with no-on-chip EPROM
 - 2) 8051 - Intel's Microcontroller with no-on-chip EPROM
 - 4) 8751 - Intel's Microcontroller with 4K on chip EPROM. & so on.

Difference between Microprocessor & Microcontroller :

<u>Microprocessor</u>	<u>Microcontroller.</u>
<p>1. A General purpose Microprocessor contains</p> <ul style="list-style-type: none"> → No RAM → No ROM → No I/O ports <p>2. Must interface RAM, I/O ports and timer externally to make them functional.</p>	<p>1. Microcontroller has</p> <ul style="list-style-type: none"> → Microprocessor (CPU) → RAM → ROM → I/O ports → Timer & other peripherals. <p>2) The fixed amount of on-chip ROM, RAM and number of I/O ports make them ideal for many applications in which cost & space are critical.</p>

3. It has many instructions to move or transfer the data between memory and CPU

4. It has one or two instructions which can be used to handle bit-wise operations.

5. It requires more hardware during the system implementation.

6. It is more flexible in design point of view

7. It has single memory map for data and code.

8. Less number of multifunctional pins are present

9. Access-time for memory & I/O devices is more

10. ~~Arch~~ Basic Blocks of μP .

3. It has only one or two instructions to move data between memory and CPU.

4. It has many bit handling instructions

5. Microcontroller based system requires less hardware and hence the size of the PCB decreases and thus the reliability.



6. It is less flexible in design point of view.

7. It has separate memory map for data and code.

8. More number of multifunctional pins are present.

9. Access time for Memory & I/O devices is less.

10: Basic Blocks of μC



8051 Microcontroller & its features:

(2)


Intel has introduced 8051 Microcontroller in 1981. It is an 8-bit Microcontroller. It includes Internal ROM & RAM, I/O ports with programmable pins, Timers and counters, Serial data communication.

The 8051 Architecture consists of the following specific features

- * 8-bit CPU with register A (Accumulator) & B.
- * 16-bit Program Counter (PC) & data pointer (DPTR)
- * 8-bit Program status word (PSW)
- * 8-bit stack pointer (SP)
- * Internal ROM or EPROM ~~0 (8031)~~ 0 (8031) to 4K (8051)
- * Internal RAM of 128 bytes
 - 4 Register banks, Each containing eight registers
 - 16 bytes, which may be addressed at the bit level.
 - 90 bytes of general purpose data memory.
- * 32 I/O pins arranged as four 8-bit ports: P0-P3
- * 2-16 bit timer/counters: T0 & T1,
- * Full duplex Serial data receiver/transmitter: SBUF
- * Control registers: TCON, TMOD, SCON, PCON, IP & IE.
- * 2 External & 3-internal interrupt sources.
- * Oscillator & clock circuits.

** 8051 Architecture:

The internal Architecture of 8051 and the functional description is given below.



Accumulator: The accumulator register (A) acts as operand register which can be either implicit or specified in the instruction.

B Register: It is used as to store one of the operands for multiply and divide instructions. In other cases it is just a scratch pad. This register is considered as special function register.

PSW (Program Status Word): This set of flags contains the status information and is considered as one of the special function registers.

Stack pointer (SP): It is a 8-bit wide register which contains 8-bit stack top address. It may be defined anywhere in the on-chip 128 byte RAM.

Data pointer (DIPR): It is 16 bit register which contains the 16 bit external data RAM address. It can be accessed as 16-bit register or two 8-bit registers as DPH & DPL. It has been allotted two address in special function register bank.

Port 0 to 3 Latches & Drivers: These latches and driver pairs are used by the user to communicate ^{blw} I/O devices & μ C.

Serial Data Buffer: It contains two independent registers one is serial transmit buffer & the other is receive buffer. It is used in the case of serial communication and is one of the special function register.

Timer Registers: Two 16-bit registers T0 & T1 are called as timer registers. They can be accessed as 8 bit ~~two~~ lower & upper bytes.

Eg TH0 represent higher byte of timer 0

TL1 represent lower byte of timer 1

Control Registers: The special function registers IP, IE, TMOD, TCON, SCON & PCON contain control & status information for interrupts, timer/counter & serial port.

Timing and Control unit: This unit derives all the necessary timing & control signals required for the internal operation of the circuit.

Oscillator: This circuit generates the basic timing clock signal for the operation of the circuit using crystal oscillator.

Instruction Register: This register decodes the Opcode of an instruction to be executed and gives information to the timing and control unit to generate necessary signals for the execution of the instruction.

SFR Register Bank: This is a set of special function registers, which can be addressed using their respective addresses which lie in the range of 80H to FFH.


Register organisation of 8051:

The 8051 contains 34 general-purpose or working registers. Of these 34 registers two are called as A (ACCUMULATOR) & B registers. A & B registers hold results of many instructions, like arithmetic, logical etc. The other 32 are arranged as a combination of 8 registers and as a part of internal RAM in four banks. They are represented as B₀, B₁, B₂, B₃.. ~~All~~

All these 34 registers are 8 bit registers.

8051 has special function registers which are used to control special functions. Like timers, serial communication etc. These special function registers (SFR's) are allocated certain fixed memory ~~local~~ address locations. The detailed explanation and their addresses are shown in the table below.

Name	Function	Byte Address	Purpose/usage
A*	Accumulator	0E0H	used for holding data and status during Programming
B*	Arithmetic operations	0F0H	
PSW*	Program status word	0D0H	
SP	Stack pointer	81H	Used in instructions to point to memory
DPL	Lower Byte address of External memory	82H	
DPH	Higher Byte address of External memory	83H	
P0*	I/O PORT Latch	80H	used by the respective I/O ports
P1*	I/O Port Latch	90H	
P2*	I/O Port Latch	0A0H	
P3*	I/O Port Latch	0B0H	
SCON*	Serial port Control	98H	used by the Serial port
SBUF	serial port Data Buffer	99H	
TCON*	Timer/Counter Control	88H	used for Timer Control
TMOD	Timer/Counter mode Control	89H	
TLO	Timer 0 lower Byte	8AH	
TL1	Timer 1 lower Byte	8BH	
TH0	Timer 0 Higher Byte	8CH	
TH1	Timer 1 Higher Byte	8DH	
IE*	Interrupt Enable	0A8H	used for Interrupt Control
IP*	Interrupt Priority	0BBH	
PCON	Power Control	87H	used for power Control

The SFR's which are marked with  are bit-addressable.

Program Status Word (PSW)

Program Status Word is an 8-bit register. It is also called as "Flag register" as it mainly contains the status flags. These flags indicate status of the current result. The contents of the PSW will be changed by the ALU after each arithmetic & logic operation. The flags can also be changed by the programmer. PSW is a bit-addressable register i.e. each bit can be individually set or reset by the programmer. The bits can be referred to by their bit numbers or by their name.

Eg: PSW.4 (or) RSI means the same field of the PSW register.

The different fields of PSW are shown below.

PSW.7	PSW.6	PSW.5	PSW.4	PSW.3	PSW.2	PSW.1	PSW.0
CY	AC	FO	RSI	RSO	OY	-	P

CY - Carry Flag:

It indicates the carry out of MSB, after any arithmetic operation.

If $CY = 1$; Carry is generated out of MSB

If $CY = 0$; ^{no} Carry is

AC - Auxiliary Carry Flag:

It indicates that there is a carry out of the lower nibble

If $AC = 1$; Carry is generated out of lower nibble.

If $AC = 0$; Carry is not generated.

FO - user defined flag:

It can be used by the programmer to store any user defined internal

This flag can be changed by simple instructions SETB & CLR.

RSI, RSO - Register Bank select:

The initial 32 locations of ~~egs~~ the internal RAM are available to the programmer as registers. If the number of registers are more than the opcodes also will be more and this is the main reason

If the 8051 needs to access internal ROM then $\bar{EA} = 0$.

Why the registers are divided into register banks. At a time, only one of register banks are active and they can be selected by RS1 & RS0. RS [Register bank Select]

RS1	RS0	Register Bank.
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

the
k-
nt.
us

OV - overflow flag:

overflow flag indicates if there was an overflow during a signed operation.

If $OV = 1$; overflow in the result.

If $OV = 0$; No overflow in the result.

P - Parity flag:

Parity flag indicates the even parity or odd parity in the result.

If $P = 1$; It indicates odd Parity

If $P = 0$; It indicates even Parity

Memory organisation of 8051:


The 8051 μC supports Internal memory as well as external memory. (RAM & ROM). 8051 μC is designed on Harvard Architecture & hence it store program & data in two different spaces.

- 1) Programs will be stored in ROM as it is permanent
- 2) data will be stored in RAM as it is volatile

ROM Organisation / Program Memory


ROM can be organised as a combination of Internal & External memory. and can be ~~also~~ used as

- 1) Internal ROM (4K Bytes)
- 2) Internal ROM (4KB) + External ROM (60KB)
- 3) only External ROM (64KB)

Case-i)

8051 has 4K Bytes of Internal ROM. If the programmer wants to use only internal ROM then \bar{EA} pin of 8051 must be = 1 [$\bar{EA} = 1$]


The range of address will be from 0000H to 0FFFH. all the other addresses are invalid

Case-ii)

8051 has 4KB of Internal ROM along with this if the External ROM needs to be accessed then the maximum size of memory that can be accessed is 60KB. In this case also $\bar{EA} = 1$. The range of address for Internal ROM = 0000H to 0FFFH.

External ROM = 1000H to FFFFH

If the address is $< 1000H$, the operation will be in the internal ROM & vice versa the operation will be in the External ROM.

Case-iii)

8051 can be interfaced with External ROM and the maximum size of the memory that can be accessed is 64K Bytes. If the μc (8051) wants to access only External ROM then \bar{EA} pin = 0 i.e. the External Access pin must be grounded. The valid address range in this case is 0000H to FFFFH.

RAM Organisation / Data memory:

8051 has a 128 Bytes of Internal RAM. The address range is 00H to 7FH. The RAM is used for storing data. It is divided into three parts: Register Banks, Bit addressable area, General area

The first 32 Bytes of the internal RAM from 00H to 1FH are used for register Banks. Each bank has 8 registers R_0, R_1, \dots, R_7 .

A register can be addressed by its name or by its address.

Eg

00H to 07H	Contains registers	R_0 to R_7	of Bank 0
08H to 0FH	contains registers	R_0 to R_7	of Bank 1
10H to 17H	Contains registers	R_0 to R_7	of Bank 2
18H to 1FH	Contains registers	R_0 to R_7	of Bank 3

The Register Banks can be selected using PSW register ($RS1, RS0$)

Register-B

Bit Addressable Area:

The next 16-bytes of RAM from 20H to 2FH are Bit addressable Area. These bits can be addressed using their individual address 00H...7FH. If the programmer wants to perform Byte operation in this area, then 20H to 2FH addresses must be used. i.e. 20H will be a byte address, 21H will be the next byte address.

If the programmer wants to use bit addresses then they have to use addresses 00, 01, 02...7FH. The μ P micro Controller will check the ~~addresses~~ and instruction and then will understand whether it should pick bit or byte amount of data.

Eg


- 1) SETB 00H ; The instruction is a bit Operation
It will make bit location 00H to "1"

- 2) MOV A, 00H ; This is a Byte operation

The Accumulator will get 8-bit data from Byte location 00H ~~which is~~

General Purpose Area:

The general purpose area ranges from location 30H to 7FH. This is an 80-byte area which can be used for general data storage.



Stack of 8051:

The stack is a set of memory locations operating in last in first out manner. It is used to store return addresses during ISRs and also used to store data during programs. In 8051, the stack can only be present in the internal RAM. It is because SP is an 8-bit register and can only contain an 8-bit address and external RAM has 16-bit address.

The reset value of SP is 07H because on the first push, SP gets incremented and then data is pushed on to the stack. This means the very first data will be stored at location 08H. This does not affect the default bank (Bank 0) and ~~does not affect the stack~~.

The programmer can relocate the stack to any desired location by simply loading a new value into SP register.

If the 8051 needs to access internal ROM then $\overline{EA} = 0$.

Pin 30: ALE/PROG: The Address Latch enable pins indicates that the valid address bits are available on their respective pins. This ALE signal is valid only for External memory access.

Pin 29: \overline{PSEN} : Program store enable is an active-low signal that acts as a strobe to read the external program memory. It is '0' during External program memory access.

Pins (31-32): P0.0 to P0.7: Port-0 is an 8-bit bidirectional bit addressable I/O port. ie it can be accessed as individual I/O pin. Port-0 also has an alternate function. It carries multiplexed address & data lines. It carries lower byte of address

If $ALE = 1$, the bus carries address ($A_0 - A_7$)

If $ALE = 0$, the bus carries data ($D_0 - D_7$)

Pins 1-8: P1.0 - P1.7: Port-1 acts as an 8-bit bidirectional bit addressable

Port. Port-1 doesnot have any alternate functions.

Pins 28-21: P2.0 - P2.7: Port-2 acts as an 8-bit bidirectional bit addressable


I/O port. During external memory access, Port-2 emits higher eight bits of address ($A_8 - A_{15}$) - This is the alternate function of Port-2

Pins 10-17: P3.0 - P3.7: Port-3 is an 8-bit bidirectional bit addressable I/O port. It also serves the alternative functions as shown in the table

Port 3 pin	Alternative function
P3.0	Acts as serial input data pin (RXD)
P3.1	Acts as serial output data pin (TXD)
P3.2	Acts as external interrupt pin 0 ($\overline{INT0}$)
P3.3	Acts as external interrupt pin 1 ($\overline{INT1}$)
P3.4	Acts as external input to timer 0 (T0)
P3.5	Acts as external input to timer 1 (T1)
P3.6	Acts as write control signal for external data memory (\overline{WR})
P3.7	Acts as read control signal for external data memory read operation (\overline{RD})

Pin / Signal Description of 8051 Micro-controller :

8051 is available in a 40-pin plastic and ceramic DIP packages. The pin description of 8051 is as follows.



V_{CC} : (pin-40) : +5V Supply Voltage

V_{SS} : (pin-20) : Ground Voltage

Pin - 9 - Reset : A logic 1 on this pin erases / clears the contents of most of registers and only when it is for two or more machine cycles.

Pin - 18, 19 : XTAL₁ & XTAL₂ : XTAL₁ & XTAL₂ are the inputs & output of the respectively and a crystal oscillator is connected externally between these two pin which specifies the operating frequency. usually the operating frequency of 8051 12MHz to 16MHz frequency.

Pin - 31 : $\bar{E}A/V_{PP}$: External access enable pin. It indicates that the 8051 address external program memory. That means if $\bar{E}A = 0$ then 8051 uses only External Program memory.

ADDRESSING MODES OF 8051:

8051 supports the different types of addressing modes and they are as follows

- 1) Immediate addressing mode
- 2) Register addressing mode
- 3) Direct addressing mode
- 4) Indirect addressing mode
- 5) Indexed addressing mode.

1. Immediate addressing mode:

In this addressing mode, the instruction contains the immediate data as an operand. The destination must be a register and the source will be the immediate data. The immediate data is used along with the '#' symbol to inform the controller that it is not an address but a data.

Eg 1) `MOV A, #35H ; A ← 35H`

2) `MOV DPTR, #3000H ; DPTR ← 3000H`

It is important that the size of the source & destination must be the same.

2. Register Addressing Mode:

In this addressing mode, DATA is given by the register in the instruction. Permitted registers are A, R7...R0 of each memory bank. The data transfer between two RAM registers is not allowed.

Eg 1) `MOV A, R0 ; A ← R0`

2) `MOV R5, A ; R5 ← A`

3) `MOV Rx, Ry ; invalid` as both of them are a part of RAM; here x & y can be any value from 0-7

3. Direct Addressing mode:

In this addressing mode, the operands are specified using 8-bit address field in the instruction only. The internal data RAM & SFR are addressed directly.

Eg: `MOV R0, 89H`

Here the contents present at the address 89H is copied into register. Here the 89H is the address of the SFR TMOD.

4. Indirect addressing mode :

Here the address of the operand is given in a register. Internal RAM and External RAM can be accessed using this mode.

Case - (i) : Internal RAM (8-bit address given by R_0 & R_1)

Only R_1 & R_0 can be called as Data pointers and can be used to specify address. An '@' sign is used before register to indicate that the register is carrying an address.

Eg 1) $MOV A, @R_0$; $A \leftarrow [R_0]$

; $A \leftarrow$ contents of internal RAM location whose address is given by R_0

Case - (ii) External RAM (16 bit address by $DPTR$ & 8 bit address by R_0 & R_1)

For the external RAM, address is provided by R_1 or R_0 or by $DPTR$. The symbol 'x' is present in the instruction to indicate External RAM.

Eg $MOVX A, @DPTR$; $A \leftarrow [DPTR]^x$

; A gets the contents of External RAM loc whose address is given by the register $DPTR$.

5) Indexed Addressing mode :

This mode is used to access data from the Code Memory i.e. either Internal ROM or External ROM. In this addressing mode, address is indirectly specified as a sum of $(A + DPTR)$ or $(A + PC)$. Here 'c' is present in such instruction indicate Code memory.

Eg 1) $MOVC A, @DPTR + A$; $A \leftarrow$ contents of ROM pointer

$A + DPTR$. If $DPTR = 0400H$ & $A = 05H$, then $A \leftarrow$ the contents of ROM whose address is $0405H$.

... then it means that the memory

Programming Timers/counter of 8051:

8051 has two, 16 bit Timers/counters T_1 & T_0 . If the counter is programmed to count internal clock pulses then it is called as timer and if the counter is programmed to count external clock pulses it is called as counter.

The counter/timers are divided into two 8 bit registers called as TL_0 , TL_1 , TH_0 & TH_1 .


The timer/counter action is controlled by the bits in the timer mode control register (TMOD) and the timer/counter is controlled by TCON register which is "Timer/counter control register".

TCON Register organisation:

TCON has two parts

- 1) upper nibble contains → control bits & flags for the timer/counter
- 2) lower nibble contains → control bits & flags for External Interrupt

The various fields of TCON register is as follows.



where the function is

$TF1$ → Timer 1 overflow flag.
 $TF0$

$TF1 = 1$ means the timer 1 or timer 0 overflows respectively i.e. its bits roll over from all 1's to all 0's

→ This bit is cleared when the processor executes the IER.

TR1 & TR0: Timer Run Control bit.

If $TR1$ or $TR0 = 1$ then the timer 1 or timer 0 starts counting.

$TR1$ or $TR0 = 0$ then timer 1 or timer 0 stops counting.

IE1 and IE0: External interrupt flag.


If $IE1$ or $IE0 = 1$ then it means that an external interrupt occurred on $\overline{INT1}$ or $\overline{INT0}$ respectively.

$IE1$ or $IE0 = 0$ then it means that the interrupt are service

IT1: External interrupt 1 signal type control bit
It is set to 1 by the programmer to enable external interrupt $\overline{INT1}$ to be an edge triggered signal. If it is set to 0 by the programmer then it is said to be level triggered signal interrupt. Basically it is used to decide the type of the interrupt that can trigger the Microcontroller.

IT0: It decides the type of external interrupt to be as a edge triggered or level triggered type same as in the case of IT1.

TMOD - Timer Mode Control Register:



The timers 0 & Timer 1 both used the same TMOD register. It is an 8 bit register where the lower 4 bits belong to timer 0 & upper 4 bits belong to timer 1.

The TMOD register fields are as shown above

GATE: gating control - when this bit allows the programmer to control the counter by hardware interrupt connected to the external interrupts of port 3. i.e. the timer/counter can start or stop using this bit field using external hardware.


C/T: Counter/Timer:

If this bit is set by the programmer, timer 1/0 acts as a counter that takes the clock pulses from external input pins to port 1. If C/T is cleared to 0 by the programmer it acts as timer which takes the internal clock pulses.

M₁, M₀: Mode select bits:

It is used to select the timer modes. The timer can work in three modes. The combination of M₁ & M₀ will be used for the purpose of selecting the modes of the timer.

M ₁	M ₀	Timer Mode	
0	0	Mode 0	13-bit Timer
0	1	Mode 1	16-bit T/C
1	0	Mode 2	Auto reload
1	1	Mode 3	Two 8-bit timers Timer-0




Timer Modes:

a) Timer Mode 0 (13-bit timer/counter)




In timer mode 0, THX is an 8-bit counter & TLX is a 5-bit preset. Total 13 bits are used for counting. On each count the TLX increments & each time TLX reaches the max value THX increments by 1 bit. Thus the timer overflow flag overflows only when THX overflows. The max delay produced is $2^3 \times \frac{12}{f_{osc}}$

b) Timer Mode 1 (16-bit timer/counter)



All the 16 bits of ~~TH~~ Counter are used. Each count the timer increments & The TFX flag is set only when the timer rolls-over from FFFFH to 0000H. The max delay that can be produced is $2^{16} \times \left(\frac{12}{f_{osc}}\right)$

c) Timer Mode 2 (Auto reload TL & from TH)




TLX is used as an 8-bit counter. THX uses the count value to be reloaded. On each count TLX increments. When TLX rolls over

- 1) Timer overflow flag TFX is set.
- 2) THX is copied into TLX. Hence TLX is Auto reloaded & soon
- ⇒ This process occurs continuously

Maximum delay that can be produced = $2^8 \left(\frac{12}{f_{osc}}\right)$

d) Timer Mode 3 (Two 8-bit timers using Timer 0)



Timer 0 is used as 2 separate 8-bit timers TH0 & TLO. The TLO uses the control bits (TRO & TFO) of timer 0. It can work

as both timer or a counter.

TH0 uses the control bits (TR1 & ~~TF1~~) of Timer 1. It can work only as a timer.

~~Timer 1~~ ~~can be~~