

# mood-book




# Introduction to ARM Cortex Processors

- Cortex is an advanced microcontroller in ARM family, developed by ARM V7 architecture
- Cortex family is sub-divided into three sub-families
  - ARM CORTEX AX-Series
  - ARM CORTEX RX-Series
  - ARM CORTEX MX-Series

x indicates a number that identifies in detail the core

- These ARM families are divided into three macro families.



# moodbanao.net 1. Cortex • Application Processor

## - Cortex - A-Series

- These processors deliver exceptional performance upto 2 GHz+ typical frequency in advanced process nodes, enabling the next generation of mobile internet devices
- These processors are available in Single-Core and multi-Core variations, delivering upto 4 processing units with optional NEON multimedia processing ~~units~~ blocks and advanced floating point execution units

## Applications

- Smart Phones, Digital TV, Smartbooks & Notebooks, Home Gateways, e-book readers, servers etc.
- Support for complex OS and user applications
- Supports ARM, Thumb and Thumb 2 instruction sets

## 2. ARM Cortex Embedded Processors

### - Cortex R-Series

- Provides exceptional performance for real-time applications where there is a need for low power and good interrupt behaviour and provide compatibility with existing platforms.

Applications - Automotive braking systems,

Power train solutions

Mass storage Controller (Disk Drives)

Networking & Printing, Digital Cameras etc

- Support ARM, Thumb and Thumb-2 instruction sets

- Cortex-Rx delivers a road map from classic ARM processors, including ARM11, enabling existing applications to be easily ported to a higher performance platform

Cortex M-Series

- Cost sensitive solutions for deterministic microcontroller applications where the need for fast, highly deterministic, interrupt management is coupled with the desire for extremely low gate count and lowest possible power consumption.

Applications - Microcontrollers, Mixed Signal Devices,

Smart Sensors, Automotive body electronics and airbags

Cortex Mx is divided into four subgroups, that are

M0, M1, M3 and M4. The power consumption of Cortex Mx is

in the range of 0.84 DMIPS/MHz to 1.25 DMIPS/MHz

Embedded processors are primarily focused on high deterministic real time behavior with power sensitivity and often execute an RTOS alongside user-developed application code and hence requires a memory protection unit (MPU) as opposed to MMU in application processors.

## Comparison of Cortex - A processors family

ARM Core	A5	A7	A8	A9
Year of Establishment	2009	2011	2005	2007
ARM Architecture	ARM V7	ARM V7	ARM V7	ARM V7
No. of Instruction Pipeline stages	8	8	13 (Integer) 10 (NEON)	8
External interfaces used	AMBA AXI <del>APB</del> APB DFT	ACE APB DFT MBIST	AMBA AXI AMBA APB AMBA ATB DFT	AMBA AXI Debug V7- Complaint Interface DFT

ATB - Advanced Trace Bus

APB - Advanced Peripheral Bus

## Comparison of Cortex - R family of Processors

ARM Core	R4	R5	R6	R7
Year of Establishment	2011	2011	2011	2016
ARM Architecture	ARM V7	ARM V7	ARM V7	ARM V7
Memory Architecture	Harvard	Harvard	Harvard	Harvard
No. of Instruction Pipeline stages	8	8	11	8
Max. Clock frequency	>1.4GHz	>1.4GHz	>1.5GHz	>1.5GHz

# Comparison of ARM Cortex-M family of Processors

ARM Core	M0	M1	M3	M4	M7
Year of Establishment	2009	2007	2004	2010	2014
ARM Architecture	ARMV6-M	ARMV6-M	ARMV7-M	ARMV7E-M	ARMV7E-M
Memory Architecture	Von-Neuman	Von-Neuman	Harvard	Harvard	Harvard
No. of Instruction Pipeline stages	3	3	3	3	6
Interrupts	1 to 3 (NMI)	1 to 32 (NMI)	1 to 240 (NMI)	1 to 240 (NMI)	1 to 240 (NMI)
Interrupt Latency	16 cycles	23 for NMI 26 for IRQ	12 cycles	12 cycles	12 cycles
Microcontroller chips based on	Toshiba TX000 NXP LPC 1100 Cypress 4M PSOC 4	Xilinx Spartan-3 Altera Cyclone-II IGLOO/e	NXP LPC 1300 Toshiba TX03 Actel Smart fusion	Toshiba TX4 NXP V3 Cypress PSOC6	Microchip SAME70 NXP Kinetics KV5X

## Harvard vs Von-Neumann Architecture

### Harvard

1. Separate buses for instruction and data fetching
2. Easy to pipeline, so high performance can be achieved
3. Comparatively High cost

### Von-Neumann

1. Single shared bus for instruction and data fetching
2. Low performance compared to Harvard
3. Cheaper

4. No memory alignment problems
5. Since data memory and Program memory are stored physically in different locations, no chances for accidental corruption of Program memory

4. Allows self modifying codes
5. Since data memory and program memory are stored physically in the same chip, chances for accidental corruption of program memory.


## ARM Cortex - M Architecture

(Typically M3 & M4 are most successful)

### Features of M3 & M4

- 32 bit registers
- 32 bit internal data Path
- 32 bit Bus Interface unit
- Thumb ISA (Instruction set architecture) - Thumb 2
- Three stage pipeline Design including branch forwarding & speculation
- Harvard architecture with Unified memory space
- 32 bit addressing, supporting 4GB of memory space
- Onchip bus interfaces based on ARM AMBA (Advanced Micro Controller Bus Architecture)
- An interrupt Controlled called NVIC (Nested Vector interrupt Controller) supporting upto 240 interrupt requests and 8 to 256 interrupt priority levels.

- supports for various features for OS implementation such as system tick timer, shadowed stack pointer etc
- Sleep mode support and various low power features
- Support for an optional Memory Protection Unit (MPU) to provide memory protection features like programmable memory or access permission control.



### Nested Vectored Interrupt Controller (NVIC)

- faster interrupt response with less software effort
- 12 cycles, deterministic and low latency



- Interrupt Service Routines are standard C functions

- Interrupt table is simply a set of pointers to C routines
- An integrated NVIC handles
  - Saving Corruptible registers
  - Exception prioritization
  - Exception Nesting

Wake-Up Interrupt Controller (WIC) - optional

- Allows processor to be powered down and power up when requested
- Enables low power consumption in deep sleep mode with instant wake up.
- Cortex-M supports sleep mode and Deep sleep mode.
- Enter sleep using WFI/WFE instruction or "sleep-on-exit" interrupt handling, which enables the processor to sleep whenever all outstanding interrupts are complete

Cortex-M3/M4 has two modes of operation

- Normal Program - Thumb state - Running Program Code
- Exception handler - Debug state - when processor is halted

two security levels

- Basic security model - Can access all resources in the Processor
- Memory Access Protection - few memory regions & few operations not available

- Register File is similar to traditional ARM but with reduced area.
- In this case there are two stack pointers, namely, Main and Process.

With Thumb-2 technology, Cortex-M has a no. of advantages

- No state switching overhead, saving both execution time and instruction space
- No need to specify ARM state or Thumb state
- Easy to get best ~~code~~ code density, efficiency and performance at the same time

Cortex Processors do not come with memories included. The vendor adds them as

Program Memory - Typically Flash

Data Memory - Typically SRAM

Peripherals

Cortex-M implements Bit Banding, a method of performing atomic bitwise modifications to memory i.e., preventing data loss while interrupted during a read-modify-write cycle

## Memory Protection Unit (Optional)

- Has eight memory regions
- Sub region Disable, enabling efficient use of memory regions
- Ability to enable a background region that implements the default memory map attributes

## Floating Point Unit (FPU) - Optional

- 32 dedicated 32-bit instructions for single-precision data-processing instructions (addressable as 16 double word registers)
  - Combined Multiply and Accumulate instructions for increased precision

- Hardware Support for Conversion, addition, subtraction, multiplication with optional accumulate, division and squareroot
- Decoupled three stage pipeline

## Low Cost Debug SubSystem (Optional)

- Debug access to all memory and registers in the system, including access to memory mapped devices, access to internal core registers when the Core is halted and access to debug control registers even when SYSRESETn is asserted.

Embedded Trace MacroCell (ETM) - For instruction trace

Trace Interface Unit (TIU) - For bridging to a trace port analyzer including single wire output mode

Instrumentation Trace MacroCell (ITM) - Support for Printf style debugging

Data Watch Point and Trace (DWT) - For implementing watch points, data tracing and system profiling

Flash Patch and Break Point (FPB) - implementing breakpoints & patches

Serial Wire Debug/JTAG Debug port - Debug Access

## Bus Interfaces

Processor contains four AHB (Advanced High Performance Bus)

Lite Bus interfaces

## Private Peripheral Bus (PPB)

- Data and debug access to external PPB space, 0xE0040000 to 0xE00FFFFF are performed over Advanced Peripheral Bus (APB)
- Trace Port interface unit and vendor specific peripherals are on the bus.
- Core data accesses have higher priority than debug accesses
- Only address bits necessary to decode the external PPB are supported on this interface.

## ETM Interface

- Simple connection of ETM to the processor
- Provides a channel for instruction trace to ETM

## AHB Trace MacroCell Interface

- Enables connection of AHB trace macrocell to processor
- Provides channel for data trace to HTM

## Debug Port AHB-AP interface

- Processor contains AHB-AP interface for debug accesses through an external debug port
- Serial wire JTAG debug port is a standard Core sight debug port that combines JTAG-DP and SW-DP (2 pin interface to AHB-AP)

## I Code Memory Interface

- Instruction fetches from Code memory space,  $0x00000000$  to  $0xFFFFFFFF$  are performed over this 32-bit bus
- Debugger cannot access this interface
- All fetches are word-wide
- No. of inst. fetched per word depends on the Code running and alignment of Code in memory

## D Code Memory Interface

- Data and debug access ~~from~~ to Code memory space,  $0x00000000$  to  $0xFFFFFFFF$  are performed over this bus.
- Core data has higher priority over debug accesses
- Control logic in this interface converts unaligned data and debug accesses into two or three aligned accesses depending on the size and alignment of unaligned access
- DCode has higher priority than ICode


## System Interface

- Instruction fetches, and data and debug accesses to address ranges  $0x20000000$  to  $0xDFFFFFFF$  and  $0xE0100000$  to  $0xFFFFFFFF$  are performed over this bus
- The order in decreasing priority for accessing this bus is
  - Data Accesses
  - Instruction and Vector fetches
  - Debug

# OMAP Processor - Open Mobile Application Processor

- It is a platform comprised of high-performance, power efficient processors, a robust <sup>Software</sup> infrastructure and Comprehensive support network for the rapid development of differentiated internet appliances, 2.5G and 3G wireless handsets and PDAs and other multimedia-enhanced devices
- It is a combination of DSP Core and high performance RISC processor
- The DSP processor is suitable for signal processing appl's such as speech recognition, MPEG4 video & Audio playback.
- RISC processor is suitable for execution of Control instructions required for OS, man-machine interfaces and OS applications
- Major advantage of using two processors is to reduce the consumption of power to a large extent i.e., greater battery life and also DSP is allowed to gain support from RISC processor.

# OMAP Architecture



1. Designer programs OMAP's dual processor platform as though addressing a single processor (Integrates ARM RISC & Texas Inst. TMS320C DSP)
2. OMAP uses standard programming interfaces (API's) for user friendly application development
3. Multimedia engines make use of proxies for related DSP tasks in the GPP domain
4. Dsp/Bios bridge coordinates data, I/O streams and DSP task control between the proxies and the actual DSP software to maximize performance without sacrificing battery power.

## Other Features

- OMAP application environment is fully programmable that allows wireless device OEM's (Original Equipment Manufacturer), independent developers and carriers to provide downloadable software. upgrades as standards change or bugs are found.

- No need to develop new ASIC hardware to implement changes

- OMAP has an open architecture with standardized interface, and encourages third-party developers to create new applications
- Integrating available third party and OS native tools with TI's user friendly Code Composer Studio (CCS) integrated development environment (IDE) makes complete software development available for OMAP H/W & S/W.

## DSP Advantage

- DSP's provide superior power/performance in video & audio applications as they are signal processing tasks and DSP's are optimized for such type of applications only and require less power per cycle than RISC
- Programmable DSP's allow developers to implement any available standard without creating unacceptable battery drain
- DSP requires fewer instructions to implement a math-intensive repetitive algorithm, and it carries out more instructions per clock cycle resulting in faster implementation with less power consumption.



## Coupling DSP with RISC

- OMAP architecture gives OEM's access to capabilities of DSP while also providing Command and Control functions for which RISC processors are best suited.

Advantage: Improves quality of basic wireless telephony functions and permits true multimedia multitasking on wireless appliances

## DSP/BIOS Bridge

- Provides application software developer, a seamless easy to use interface to the DSP.
- It allows developer on the RISC to access and control the DSP runtime environment using a standardized API
- No need for the developer ~~to~~ to program for two processors independently or to work in more difficult language environment sometimes associated with DSP's

## Open Architecture

- once an application is developed for OMAP using standardized API, it will be compatible with future end equipments based on OMAP architecture, maximizing reuse.
- TI supports Java in OMAP architecture and makes DSP/BIOS bridge API accessible to developers of java media players